

Low Noise Regulated Charge Pump in 2 × 2 DFN


FEATURES

- Fixed 3.3V or 5V Outputs
- V_{IN} Range:
 - 1.8V to 4.5V (LTC3204-3.3/LTC3204B-3.3) 2.7V to 5.5V (LTC3204-5/LTC3204B-5)
- Output Current: Up to 150mA (LTC3204-5/LTC3204B-5) Up to 50mA (LTC3204-3.3/LTC3204B-3.3)
- Automatic Burst Mode[®] Operation with I_Q = 48μA (LTC3204-3.3/LTC3204-5)
- Constant Frequency Operation at All Loads (LTC3204B-3.3/LTC3204B-5)
- Low Noise Constant Frequency (1.2MHz) Operation*
- Built-In Soft-Start Reduces Inrush Current
- Shutdown Disconnects Load from Input
- Shutdown Current <1µA</p>
- Short-Circuit/Thermal Protection
- Available in Low Profile 6-Lead DFN Package

APPLICATIONS

- 2 AA Cell to 3.3V
- Li-lon to 5V
- USB On-The-Go Devices
- White LED Drivers
- Handheld Devices

TYPICAL APPLICATION




DESCRIPTION

The LTC[®]3204-3.3/LTC3204-5/LTC3204B-3.3/LTC3204B-5 are low noise, constant frequency (1.2MHz) switched capacitor voltage doublers. The LTC3204-3.3/LTC3204B-3.3 can produce a regulated output voltage of 3.3V from a minimum input voltage of 1.8V (2 alkaline cells) whereas the LTC3204-5/LTC3204B-5 can produce 5V from a minimum of 2.7V (Li-Ion battery) input.

LTC3204-3.3/LTC3204-5 feature automatic Burst Mode[®] operation at light loads to maintain low supply current whereas LTC3204B-3.3/LTC3204B-5 feature constant frequency operation at any load. Built-in soft-start circuitry prevents excessive inrush current during start-up. Thermal shutdown and current-limit circuitry allow the parts to survive a continuous short-circuit from V_{OUT} to GND.

High switching frequency minimizes overall solution footprint by allowing the use of tiny ceramic capacitors. In shutdown, the load is disconnected from the input and the quiescent current is reduced to <1 μ A. The LTC3204-3.3/LTC3204-5/LTC3204B-3.3/LTC3204B-5 are available in a low profile (0.75mm) 6-lead 2mm × 2mm DFN package.

T, LTC and LT are registered trademarks of Linear Technology Corporation.
All other trademarks are the property of their respective owners.
Burst Mode is a registered trademark of Linear Technology Corporation.
*Protected by U.S. Patents including 6411531.



Output Ripple vs Load Current




ABSOLUTE MAXIMUM RATINGS

(Note 1)

V _{IN} to GND	0.3V to 6V
V _{OUT} to GND	0.3V to 5.5V
SHDN to GND	0.3V to 6V
V _{OUT} Short-Circuit Duration	Indefinite
Operating Temperature Range (Note 2	2)40°C to 85°C
Storage Temperature Range	65°C to 125°C
Maximum Junction Temperature	125°C

PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range. Specifications are at T_A = 25°C, V_{IN} = 2.4V (LTC3204-3.3/LTC3204B-3.3) or 3.6V (LTC3204-5/LTC3204B-5), SHDN = V_{IN}, C_{FLY} = 2.2µF, C_{IN} = 2.2µF, C_{OUT} = 2.2µF unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{IN}	Input Voltage Range	(LTC3204-3.3/LTC3204B-3.3)		• 1.8		4.5	V
		(LTC3204-5/LTC3204B-5)	•	2.7		5.5	V
Vout	Output Voltage Range	1.8V < V _{IN} < 4.5V, I _{OUT} < 40mA					
		1.9V < V _{IN} < 4.5V, I _{OUT} < 50mA (LTC3204-3.3/LTC3204B-3.3)	•	3.168	3.3	3.432	V
		2.7V < V _{IN} < 5.5V, I _{OUT} < 65mA					
		3.1V < V _{IN} < 5.5V, I _{OUT} < 150mA (LTC3204-5/LTC3204B-5)	•	4.8	5	5.2	V
I _{IN} No Load Input Current	No Load Input Current	I _{OUT} = 0 (LTC3204-3.3)			48		μA
		$I_{OUT} = 0 (LTC3204-5)$			60		μA
		$I_{OUT} = 0$ (LTC3204B-3.3)			1.25		mA
		I _{OUT} = 0 (LTC3204B-5)			3.6		mA
SHDN	Shutdown Current	$\overline{SHDN} = 0V, V_{OUT} = 0V$				1	μΑ
I _{BURST}	Burst Mode Threshold	(LTC3204-3.3)			15		mA
		(LTC3204-5)			20		mA
V _R	Output Ripple	I _{OUT} = 100mA			20		mV _{P-P}
η	Efficiency	V _{IN} = 3V, I _{OUT} = 100mA (LTC3204-5/LTC3204B-5)			82		%
fosc	Switching Frequency			0.6	1.2	1.8	MHz
V _{IH}	SHDN Input Threshold			1.3			V
V _{IL}	SHDN Input Threshold					0.4	V
I _{IH}	SHDN Input Current			-1		1	μA
IIL	SHDN Input Current	SHDN = 0V		-1		1	μA
R _{OL}	Effective Open-Loop Output			Ω			
	Resistance (Note 3)			6		Ω	
I _{LIM}	Output Current Limit	V _{OUT} = OV		300		mA	
T _{SS}	Soft-Start Time	From the Rising Edge of SHDN to 90% of V _{OUT}			0.75		ms

Note 1: Absolute Maximum Ratings are those beyond which the life of a device may be impaired.


Specifications over the -40° C to 85° C operating temperature range are assured by design, characterization and correlation with statistical process controls.


Note 2: The LTC3204-3.3/LTC3204-5/LTC3204B-3.3/LTC3204B-5 are guaranteed to meet performance specifications from 0°C to 70°C.


Note 3: $R_{OL} = (2V_{IN} - V_{OUT})/I_{OUT}$

TYPICAL PERFORMANCE CHARACTERISTICS


 $(T_A = 25^{\circ}C, C_{FLY} = C_{IN} = C_{OUT} = 2.2\mu F$ unless otherwise specified)









SHDN Threshold Voltage vs **Supply Voltage**



SHDN HI-to-LO Threshold vs Temperature




Short-Circuit Current vs Supply





TYPICAL PERFORMANCE CHARACTERISTICS


(LTC3204-3.3/LTC3204B-3.3 ONLY)

 $(T_A = 25^{\circ}C, C_{FLY} = C_{IN} = C_{OUT} = 2.2\mu F$ unless otherwise specified)














TYPICAL PERFORMANCE CHARACTERISTICS


(LTC3204-5/LTC3204B-5 ONLY)

 $(T_A = 25^{\circ}C, C_{FLY} = C_{IN} = C_{OUT} = 2.2 \mu F$ unless otherwise specified)











PIN FUNCTIONS

GND (Pin 1, 7): Ground. These pins should be tied to a ground plane for best performance. The exposed pad must be soldered to PCB ground to provide electrical contact and optimum thermal performance.

 V_{IN} (Pin 2): Input Supply Voltage. V_{IN} should be bypassed with a 1µF to 4.7µF low ESR ceramic capacitor.


 V_{OUT} (Pin 3): Regulated Output Voltage. V_{OUT} should be bypassed with a low ESR ceramic capacitor providing at least 2μ F of capacitance as close to the pin as possible for best performance.

BLOCK DIAGRAM

C⁺ (Pin 4): Flying Capacitor Positive Terminal.

C⁻ (Pin 5): Flying Capacitor Negative Terminal.

SHDN (Pin 6): Active Low Shutdown Input. A low on SHDN disables the LTC3204-3.3/LTC3204-5/LTC3204B-3.3/LTC3204B-5. This pin must not be allowed to float.





OPERATION (Refer to the Block Diagram)

The LTC3204-3.3/LTC3204-5/LTC3204B-3.3/LTC3204B-5 use a switched capacitor charge pump to boost V_{IN} to a regulated output voltage. Regulation is achieved by sensing the output voltage through an internal resistor divider and modulating the charge pump output current based on the error signal. A 2-phase nonoverlapping clock activates the charge pump switches. The flying capacitor is charged from V_{IN} on the first phase of the clock. On the second phase of the clock it is stacked in series with V_{IN} and connected to V_{OUT}. This sequence of charging and discharging the flying capacitor continues at a free running frequency of 1.2MHz (typ).

Shutdown Mode

In shutdown mode, all circuitry is turned off and the LTC3204-3.3/LTC3204-5/LTC3204B-3.3/LTC3204B-5 draws only leakage current from the V_{IN} supply. Furthermore, V_{OUT} is disconnected from V_{IN}. The SHDN pin is a CMOS input with a threshold voltage of approximately 0.7V. The LTC3204-3.3/LTC3204-5/LTC3204B-3.3/LTC3204B-5 are in shutdown when a logic low is applied to the SHDN pin. Since the SHDN pin is a very high impedance CMOS input, it should never be allowed to float. To ensure that its state is defined, it must always be driven with a valid logic level.

Since the output voltages of these devices can go above the input voltage, special circuitry is required to control the internal logic. Detection logic will draw an input current of 5μ A when the devices are in shutdown. However, this current will be eliminated if the output voltage (V_{OUT}) is less than approximately 0.8V.

Burst Mode Operation

The LTC3204-3.3/LTC3204-5 provide automatic Burst Mode operation to reduce supply current at light loads. Burst Mode operation is initiated if the output load current falls below an internally programmed threshold. Once Burst Mode operation is initiated, the part shuts down the internal oscillator to reduce the switching losses and goes into a low current state. This state is referred to as the sleep state in which the IC consumes only about 40μ A from the input. When the output voltage droops enough to overcome the burst comparator hysteresis, the part wakes up and commences normal fixed frequency operation. The output capacitor recharges and causes the part to reenter the sleep state if the output load still remains less than the Burst Mode threshold. This Burst Mode threshold varies with V_{IN}, V_{OUT} and the choice of output storage capacitor.

Soft-Start

The LTC3204-3.3/LTC3204-5/LTC3204B-3.3/LTC3204B-5 have built-in soft-start circuitry to prevent excessive current flow during start-up. The soft-start is achieved by charging an internal capacitor with a very weak current source. The voltage on this capacitor, in turn, slowly ramps the amount of current available to the output storage capacitor from zero to a value of 300mA over a period of approximately 0.75ms. The soft-start circuit is reset in the event of a commanded shutdown or thermal shutdown.

Short-Circuit/Thermal Protection

The LTC3204-3.3/LTC3204-5/LTC3204B-3.3/LTC3204B-5 have built-in short-circuit current limit as well as over-temperature protection. During a short-circuit condition, they will automatically limit their output current to approximately 300mA. At higher temperatures, or if the input voltage is high enough to cause excessive self-heating of the part, the thermal shutdown circuitry will shutdown the charge pump once the junction temperature exceeds approximately 160°C. It will enable the charge pump once the junction temperature drops back to approximately 150°C. The LTC3204-3.3/LTC3204-5/LTC3204B-3.3/LTC3204B-5 will cycle in and out of thermal shutdown indefinitely without latchup or damage until the short-circuit condition on V_{OUT} is removed.



Power Efficiency

The power efficiency (η) of the LTC3204-3.3/LTC3204-5/ LTC3204B-3.3/LTC3204B-5 is similar to that of a linear regulator with an effective input voltage of twice the actual input voltage. This occurs because the input current for a voltage doubling charge pump is approximately twice the output current. In an ideal regulating voltage doubler the power efficiency would be given by:

$$\eta = \frac{P_{OUT}}{P_{IN}} = \frac{V_{OUT} \bullet I_{OUT}}{V_{IN} \bullet 2I_{OUT}} = \frac{V_{OUT}}{2V_{IN}}$$

At moderate to high output power, the switching losses and the quiescent current of the LTC3204-3.3/LTC3204-5/LTC3204B-3.3/LTC3204B-5 are negligible and the expression above is valid. For example, with $V_{IN} = 3V$, $I_{OUT} = 100$ mA and V_{OUT} regulating to 5V, the measured efficiency is 81.8% which is in close agreement with the theoretical 83.3% calculation.

Maximum Available Output Current

For the LTC3204-3.3/LTC3204-5/LTC3204B-3.3/ LTC3204B-5,the maximum available output current and voltage can be calculated from the effective open-loop output resistance, R_{OL} , and the effective input voltage, $2V_{IN(MIN)}$.




Figure 1. Equivalent Open-Loop Circuit

From Fig. 1, the available current is given by:

$$I_{OUT} = \frac{2V_{IN} - V_{OUT}}{R_{OL}}$$

Effective Open Loop Output Resistance (R_{0L})

The effective open loop output resistance (R_{OL}) of a charge pump is a very important parameter which determines the strength of the charge pump. The value of this parameter depends on many factors such as the oscillator frequency

(f_{OSC}), value of the flying capacitor (C_{FLY}), the nonoverlap time, the internal switch resistances (R_S), and the ESR of the external capacitors. A first order approximation for R_{OL} is given below:

$$R_{OL} \cong 2\sum_{S=1 \text{ TO } 4} R_S + \frac{1}{f_{OSC} \bullet C_{FLY}}$$

Typical $R_{\mbox{\scriptsize OL}}$ values as a function of temperature are shown in Figure 2.




Figure 2. Typical R_{OL} vs Temperature

V_{IN} , V_{OUT} Capacitor Selection

The style and value of capacitors used with the LTC3204-3.3/ LTC3204-5/LTC3204B-3.3/LTC3204B-5 determine several important parameters such as regulator control loop stability, output ripple, charge pump strength and minimum start-up time.

To reduce noise and ripple, it is recommended that low ESR (<0.1 Ω) ceramic capacitors be used for both C_{IN} and C_{OUT}. These capacitors should be 1µF or greater. Tantalum and aluminum capacitors are not recommended because of their high ESR.

The value of C_{OUT} directly controls the amount of output ripple for a given load current. Increasing the size of C_{OUT} will reduce the output ripple at the expense of higher minimum turn-on time. The peak-to-peak output ripple is approximately given by the expression:

$$V_{\text{RIPPLE}(P-P)} \cong \frac{I_{\text{OUT}}}{2f_{\text{OSC}} \bullet C_{\text{OUT}}}$$



where f_{OSC} is the oscillator frequency (typically 1.2MHz) and C_{OUT} is the value of output charge storage capacitor.


Also, the value and style of the output capacitor can significantly affect the stability of the LTC3204-3.3/LTC3204-5/ LTC3204B-3.3/LTC3204B-5. As shown in the Block Diagram, the LTC3204-3.3/LTC3204-5/LTC3204B-3.3/LTC3204B-5 use a linear control loop to adjust the strength of the charge pump to match the current required at the output. The error signal of this loop is stored directly on the output storage capacitor. This output capacitor also serves to form the dominant pole of the control loop. To prevent ringing or instability on the LTC3204-3.3/LTC3204B-5, it is important to maintain at least 1 μ F of capacitance over all conditions.

Excessive ESR on the output capacitor can degrade the loop stability of the LTC3204-3.3/LTC3204-5/LTC3204B-3.3/ LTC3204B-5. The closed loop output resistance of the LTC3204-5 is designed to be 0.5Ω . For a 100mA load current change, the output voltage will change by about 50mV. If the output capacitor has 0.5Ω or more of ESR, the closed loop frequency response will cease to roll off in a simple one-pole fashion and poor load transient response or instability could result. Ceramic capacitors typically have exceptional ESR performance and combined with a good board layout should yield very good stability and load transient performance.

As the value of C_{OUT} controls the amount of output ripple, the value of C_{IN} controls the amount of ripple present at the input pin (V_{IN}). The input current to the LTC3204-3.3/ LTC3204-5/LTC3204B-3.3/LTC3204B-5 will be relatively constant during the input charging phase or the output charging phase but will drop to zero during the nonoverlap times. Since the nonoverlap time is small (~25ns), these missing notches will result in only a small perturbation on the input power supply line. Note that a higher ESR capacitor such as tantalum will have higher input noise due to the voltage drop in the ESR. Therefore, ceramic capacitors are again recommended for their exceptional ESR performance.

Further input noise reduction can be achieved by powering the LTC3204-3.3/LTC3204-5/LTC3204B-3.3/LTC3204B-5

through a very small series inductor as shown in Figure 3. A 10nH inductor will reject the fast current notches, thereby presenting a nearly constant current load to the input power supply. For economy, the 10nH inductor can be fabricated on the PC board with about 1cm (0.4") of PC board trace.



Additional Input Noise Reduction

Flying Capacitor Selection

Warning: A polarized capacitor such as tantalum or aluminum should never be used for the flying capacitor since its voltage can reverse upon start-up of the LTC3204-3.3/LTC3204-5/LTC3204B-3.3/LTC3204B-5. Low ESR ceramic capacitors should always be used for the flying capacitor.

The flying capacitor controls the strength of the charge pump. In order to achieve the rated output current, it is necessary to have at least 1μ F of capacitance for the flying capacitor.

For very light load applications, the flying capacitor may be reduced to save space or cost. From the first order approximation of R_{OL} in the section "Effective Open-Loop Output Resistance," the theoretical minimum output resistance of a voltage doubling charge pump can be expressed by the following equation:

$$\mathsf{R}_{\mathsf{OL}(\mathsf{MIN})} = \frac{2\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{OUT}}}{\mathsf{I}_{\mathsf{OUT}}} \cong \frac{1}{\mathsf{f}_{\mathsf{OSC}} \bullet \mathsf{C}_{\mathsf{FLY}}}$$

where f_{OSC} is the switching frequency (1.2MHz) and C_{FLY} is the value of the flying capacitor. The charge pump will typically be weaker than the theoretical limit due to additional switch resistance. However, for very light load applications, the above expression can be used as a guide-line in determining a starting capacitor value.

Ceramic Capacitors

Ceramic capacitors of different materials lose their capacitance with higher temperature and voltage at different rates. For example, a capacitor made of X5R or X7R material will retain most of its capacitance from -40°C to 85°C whereas a Z5U or Y5V style capacitor will lose considerable capacitance over that range. Z5U and Y5V capacitors may also have a poor voltage coefficient causing them to lose 60% or more of their capacitance when the rated voltage is applied. Therefore when comparing different capacitors, it is often more appropriate to compare the amount of achievable capacitance for a given case size rather than discussing the specified capacitance value. For example, over rated voltage and temperature conditions, a 1µF 10V Y5V ceramic capacitor in a 0603 case may not provide any more capacitance than a 0.22µF 10V X7R capacitor available in the same 0603 case. In fact, for most LTC3204-3.3/ LTC3204-5/LTC3204B-3.3/LTC3204B-5 applications, these capacitors can be considered roughly equivalent. The capacitor manufacturer's data sheet should be consulted to ensure the desired capacitance at all temperatures and voltages.

Below is a list of ceramic capacitor manufacturers and how to contact them:

AVX	www.avxcorp.com
Kemet	www.kemet.com
Murata	www.murata.com
Taiyo Yuden	www.t-yuden.com
Vishay	www.vishay.com
TDK	www.component.tdk.com

Layout Considerations

Due to the high switching frequency and high transient currents produced by LTC3204-3.3/LTC3204-5/LTC3204B-3.3/LTC3204B-5, careful board layout is necessary for optimum performance. A true ground plane and short connections to all the external capacitors will improve performance and ensure proper regulation under all conditions. Figure 4 shows an example layout for the LTC3204-3.3/LTC3204-5/LTC3204B-3.3/LTC3204B-5.




Figure 4. Recommended Layout

Thermal Management

For higher input voltages and maximum output current, there can be substantial power dissipation in the LTC3204-3.3/LTC3204-5/LTC3204B-3.3/LTC3204B-5. If the junction temperature increases above approximately 160°C, the thermal shutdown circuitry will automatically deactivate the output. To reduce the maximum junction temperature, a good thermal connection to the PC board is recommended. Connecting the GND pin (Pin 1) and the exposed pad of the DFN package (Pin 7) to a ground plane under the device on two layers of the PC board can reduce the thermal resistance of the package and PC board considerably.

Derating Power at High Temperatures

To prevent an overtemperature condition in high power applications, Figure 5 should be used to determine the maximum combination of ambient temperature and power dissipation.

The power dissipated in the LTC3204-3.3/LTC3204-5/ LTC3204B-3.3/LTC3204B-5 should always fall under the line shown for a given ambient temperature. The power dissipation in the LTC3204-3.3/LTC3204-5/LTC3204B-3.3/ LTC3204B-5 is given by the expression:

 $P_D = (2V_{IN} - V_{OUT}) \bullet I_{OUT}$

This derating curve assumes a maximum thermal resistance, θ_{JA} , of 80°C/W for the 2mm × 2mm DFN package.



This can be achieved from a printed circuit board layout with a solid ground plane and a good connection to the ground pins of LTC3204-3.3/LTC3204-5/LTC3204B-3.3/LTC3204B-5 and the exposed pad of the DFN package.

Operation out of this curve will cause the junction temperature to exceed 160°C which may trigger the thermal shutdown.





Figure 5. Maximum Power Dissipation vs Ambient Temperature

PACKAGE DESCRIPTION



DC Package 6-Lead Plastic DFN (2mm × 2mm) (Reference LTC DWG # 05-08-1703)

5. EXPOSED PAD SHALL BE SOLDER PLATED

6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE

TOP AND BOTTOM OF PACKAGE

