



2.25MHz, 300mA Synchronous Step-Down Regulator in SC70

## **FEATURES**

- **High Efficiency: Up to 96%**
- Low Ripple (20mV<sub>P-P</sub>) Burst Mode Operation: I<sub>Q</sub> 26µA<br>■ Low Output Voltage Ripple
- **Low Output Voltage Ripple**
- **300mA Output Current at V<sub>IN</sub> = 3V**
- **380mA Minimum Peak Switch Current**
- **2.5V to 5.5V Input Voltage Range**
- **2.25MHz Constant Frequency Operation**
- **No Schottky Diode Required**
- **Low Dropout Operation: 100% Duty Cycle**
- **Stable with Ceramic Capacitors**
- 0.8V Reference Allows Low Output Voltages
- Shutdown Mode Draws < 1µA Supply Current
- $\blacksquare$   $\pm$ 2% Output Voltage Accuracy
- Current Mode Operation for Excellent Line and Load Transient Response
- Overtemperature Protected
- Available in Low Profile SC70 Package

## **APPLICATIONS**

- 
- Wireless and DSL Modems
- Digital Cameras
- MP3 Players
- Portable Instruments

# **TYPICAL APPLICATIO U**



# **DESCRIPTION**

The LTC® 3410 is a high efficiency monolithic synchronous buck regulator using a constant frequency, current mode architecture. The device is available in adjustable and fixed output voltage versions. Supply current during operation is only 26µA, dropping to <1µA in shutdown. The 2.5V to 5.5V input voltage range makes the LTC3410 ideally suited for single Li-Ion battery-powered applications. 100% duty cycle provides low dropout operation, extending battery life in portable systems.

Switching frequency is internally set at 2.25MHz, allowing the use of small surface mount inductors and capacitors. The LTC3410 is specifically designed to work well with ceramic output capacitors, achieving very low output voltage ripple and a small PCB footprint.

The internal synchronous switch increases efficiency and eliminates the need for an external Schottky diode. Low output voltages are easily supported with the 0.8V feedback reference voltage. The LTC3410 is available in a tiny, ■ Cellular Telephones and the settle of the settlement of the COTO package.

 $I$ , LT, LTC and LTM are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents, including 5481178, 6580258, 6304066, 6127815, 6498466, 6611131, 5994885.



3410fb

## **ABSOLUTE MAXIMUM RATINGS (Note 1)**



Peak SW Sink and Source Current .................... 630mA Operating Temperature Range (Note 2) .. –40°C to 85°C Junction Temperature (Notes 3, 5) ...................... 125°C Storage Temperature Range ................ – 65°C to 150°C Lead Temperature (Soldering, 10 sec)................. 300°C

# **PACKAGE/ORDER INFORMATION**



Consult LTC Marketing for parts specified with wider operating temperature ranges. \*A separate data sheet is available for the LT3410-1.875.

# **ELECTRICAL CHARACTERISTICS**

The  $\bullet$  denotes specifications which apply over the full operating temperature range, otherwise specifications are  $T_A = 25^\circ C$ . **VIN = 3.6V unless otherwise specified.**







## **ELECTRICAL CHARACTERISTICS**

The  $\bullet$  denotes specifications which apply over the full operating temperature range, otherwise specifications are  $T_A = 25^\circ \text{C}$ . **VIN = 3.6V unless otherwise specified.**



Burst Mode is a registered trademark of Linear Technology Corporation.

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LTC3410E is guaranteed to meet performance specifications from 0°C to 85°C. Specifications over the –40°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls.

**Note 3:**  $T_J$  is calculated from the ambient temperature  $T_A$  and power dissipation  $P_D$  according to the following formula:

LTC3410:  $T_{\rm J} = T_{\rm A} + (P_{\rm D}) (250\degree \text{C/W})$ 

**Note 4:** Dynamic supply current is higher due to the gate charge being delivered at the switching frequency.

**Note 5:** This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

## **TYPICAL PERFORMANCE CHARACTERISTICS**

**(From Figure1 Except for the Resistive Divider Resistor Values)**





## **TYPICAL PERFORMANCE CHARACTERISTICS**

**(From Figure 1 Except for the Resistive Divider Resistor Values)**





## **TYPICAL PERFORMANCE CHARACTERISTICS**

**(From Figure 1 Except for the Resistive Divider Resistor Values)**



## **PIN FUNCTIONS**

**RUN (Pin 1):** Run Control Input. Forcing this pin above 1.5V enables the part. Forcing this pin below 0.3V shuts down the device. In shutdown, all functions are disabled drawing <1µA supply current. Do not leave RUN floating.

**GND (Pins 2, 5):** Ground Pin.

**SW (Pin 3):** Switch Node Connection to Inductor. This pin connects to the drains of the internal main and synchronous power MOSFET switches.

**VIN (Pin 4):** Main Supply Pin. Must be closely decoupled to GND, Pin 2, with a 2.2µF or greater ceramic capacitor.

**VFB (Pin 6 Adjustable Version ):** Feedback Pin. Receives the feedback voltage from an external resistive divider across the output.

 $\texttt{V_{OUT}}$  (**Pin 6 Fixed Voltage Versions):** Output Voltage Feedback Pin. An internal resistive divider divides the output voltage down for comparison to the internal reference voltage.



## **FUNCTIONAL DIAGRAM**



### **OPERATION** (Refer to Functional Diagram)

### **Main Control Loop**

The LTC3410 uses a constant frequency, current mode step-down architecture. Both the main (P-channel MOSFET) and synchronous (N-channel MOSFET) switches are internal. During normal operation, the internal top power MOSFET is turned on each cycle when the oscillator sets the RS latch, and turned off when the current comparator,  $I_{\text{COMP}}$ , resets the RS latch. The peak inductor current at which  $I_{\text{COMP}}$  resets the RS latch, is controlled by the output of error amplifier EA. The  $V_{FB}$  pin, described in the Pin Functions section, allows EA to receive an output feedback voltage from an external resistive divider. When the load current increases, it causes a slight decrease in the feedback voltage relative to the 0.8V reference, which in turn, causes the EA amplifier's output voltage to increase until the average inductor current matches the new load current. While the top MOSFET is off, the bottom MOSFET is turned on until either the inductor current starts to reverse, as indicated by the current reversal comparator  $I_{RCMP}$ , or the beginning of the next clock cycle.

### **Burst Mode Operation**

The LTC3410 is capable of Burst Mode operation in which the internal power MOSFETs operate intermittently based on load demand.

When the converter is in Burst Mode operation, the peak current of the inductor is set to approximately 70mA regardless of the output load. Each burst event can last from a few cycles at light loads to almost continuously cycling with short sleep intervals at moderate loads. In between these burst events, the power MOSFETs and any unneeded circuitry are turned off, reducing the quiescent current to 26µA. In this sleep state, the load current is being supplied solely from the output capacitor. As the output voltage droops, the EA amplifier's output rises above the sleep threshold signaling the BURST comparator to trip and turn the top MOSFET on. This process repeats at a rate that is dependent on the load demand.

### **Short-Circuit Protection**

When the output is shorted to ground, the frequency of the oscillator is reduced to about 310kHz, 1/7 the nominal frequency. This frequency foldback ensures that the inductor current has more time to decay, thereby preventing runaway. The oscillator's frequency will progressively increase to 2.25MHz when  $V_{FR}$  rises above OV.

### **Dropout Operation**

As the input supply voltage decreases to a value approaching the output voltage, the duty cycle increases toward the maximum on-time. Further reduction of the supply voltage forces the main switch to remain on for more than one cycle until it reaches 100% duty cycle. The output voltage will then be determined by the input voltage minus the voltage drop across the P-channel MOSFET and the inductor.

Another important detail to remember is that at low input supply voltages, the  $R_{DS(ON)}$  of the P-channel switch increases (see Typical Performance Characteristics). Therefore, the user should calculate the power dissipation when the LTC3410 is used at 100% duty cycle with low input voltage (See Thermal Considerations in the Applications Information section).

### **Slope Compensation and Inductor Peak Current**

Slope compensation provides stability in constant frequency architectures by preventing subharmonic oscillations at high duty cycles. It is accomplished internally by adding a compensating ramp to the inductor current signal at duty cycles in excess of 40%. Normally, this results in a reduction of maximum inductor peak current for duty cycles > 40%. However, the LTC3410 uses a patented scheme that counteracts this compensating ramp, which allows the maximum inductor peak current to remain unaffected throughout all duty cycles.





**Figure 1. High Efficiency Step-Down Converter**

The basic LTC3410 application circuit is shown in Figure 1. External component selection is driven by the load requirement and begins with the selection of L followed by  $C_{IN}$  and C<sub>OUT</sub>.

### **Inductor Selection**

For most applications, the value of the inductor will fall in the range of 2.2µH to 4.7µH. Its value is chosen based on the desired ripple current. Large value inductors lower ripple current and small value inductors result in higher ripple currents. Higher  $V_{\text{IN}}$  or  $V_{\text{OUT}}$  also increases the ripple current as shown in equation 1. A reasonable starting point for setting ripple current is  $\Delta I_1 = 120$ mA (40% of 300mA).

$$
\Delta I_{L} = \frac{1}{(f)(L)} V_{OUT} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right) \tag{1}
$$

The DC current rating of the inductor should be at least equal to the maximum load current plus half the ripple current to prevent core saturation. Thus, a 360mA rated inductor should be enough for most applications (300mA + 60mA). For better efficiency, choose a low DC-resistance inductor.

The inductor value also has an effect on Burst Mode operation. The transition to low current operation begins when the inductor current peaks fall to approximately 100mA. Lower inductor values (higher ∆l<sub>l</sub>) will cause this to occur at lower load currents, which can cause a dip in efficiency in the upper range of low current operation. In Burst Mode operation, lower inductance values will cause the burst frequency to increase.

### **Inductor Core Selection**

Different core materials and shapes will change the size/ current and price/current relationship of an inductor. Toroid or shielded pot cores in ferrite or permalloy materials are small and don't radiate much energy, but generally cost more than powdered iron core inductors with similar electrical characteristics. The choice of which style inductor to use often depends more on the price vs size requirements and any radiated field/EMI requirements than on what the LTC3410 requires to operate. Table 1 shows some typical surface mount inductors that work well in LTC3410 applications.



#### **Table 1. Representative Surface Mount Inductors**

### **C<sub>IN</sub>** and C<sub>OUT</sub> Selection

In continuous mode, the source current of the top MOSFET is a square wave of duty cycle  $V_{\text{OIII}}/V_{\text{IN}}$ . To prevent large voltage transients, a low ESR input capacitor sized for the maximum RMS current must be used. The maximum RMS capacitor current is given by:

$$
C_{IN} \text{ required I}_{RMS} \cong I_{OMAX} \frac{\left[V_{OUT}(V_{IN} - V_{OUT})\right]^{1/2}}{V_{IN}}
$$

This formula has a maximum at  $V_{IN} = 2V_{OUT}$ , where  $I<sub>RMS</sub> = I<sub>OUT</sub>/2$ . This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that the capacitor manufacturer's ripple current ratings are often based on



2000 hours of life. This makes it advisable to further derate the capacitor, or choose a capacitor rated at a higher temperature than required. Always consult the manufacturer if there is any question.

The selection of  $C_{OUT}$  is driven by the required effective series resistance (ESR). Typically, once the ESR requirement for  $C_{\Omega I}$  has been met, the RMS current rating generally far exceeds the  $I_{RIPPI F(P-P)}$  requirement. The output ripple  $\Delta V_{\text{OUT}}$  is determined by:

$$
\Delta V_{OUT} \cong \Delta I_L \bigg( ESR + \frac{1}{8fC_{OUT}} \bigg)
$$

where f = operating frequency,  $C_{\text{OUT}}$  = output capacitance and  $\Delta I_{\parallel}$  = ripple current in the inductor. For a fixed output voltage, the output ripple is highest at maximum input voltage since ∆l<sub>l</sub> increases with input voltage.

If tantalum capacitors are used, it is critical that the capacitors are surge tested for use in switching power supplies. An excellent choice is the AVX TPS series of surface mount tantalum. These are specially constructed and tested for low ESR so they give the lowest ESR for a given volume. Other capacitor types include Sanyo POSCAP, Kemet T510 and T495 series, and Sprague 593D and 595D series. Consult the manufacturer for other specific recommendations.

### **Using Ceramic Input and Output Capacitors**

Higher values, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. Because the LTC3410's control loop does not depend on the output capacitor's ESR for stable operation, ceramic capacitors can be used freely to achieve very low output ripple and small circuit size.

However, care must be taken when ceramic capacitors are used at the input and the output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input,  $V_{IN}$ . At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires

can potentially cause a voltage spike at  $V_{\text{IN}}$ , large enough to damage the part.

When choosing the input and output ceramic capacitors, choose the X5R or X7R dielectric formulations. These dielectrics have the best temperature and voltage characteristics of all the ceramics for a given value and size.

The recommended capacitance value to use is 4.7µF for both input and output capacitor. For applications with  $V_{\text{OUT}}$  greater than 2.5V, the recommended value for output capacitance should be increased. See Table 2.

#### **Table 2. Capacitance Selection**



### **Output Voltage Programming (LTC3410 Only)**

The output voltage is set by a resistive divider according to the following formula:

$$
V_{OUT} = 0.8V\left(1 + \frac{R2}{R1}\right) \tag{2}
$$

The external resistive divider is connected to the output, allowing remote voltage sensing as shown in Figure 2.

### **Efficiency Considerations**

The efficiency of a switching regulator is equal to the output power divided by the input power times 100%. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Efficiency can be expressed as:

Efficiency =  $100\% - (L1 + L2 + L3 + ...)$ 



**Figure 2. Setting the LTC3410 Output Voltage**



where L1, L2, etc. are the individual losses as a percentage of input power.

Although all dissipative elements in the circuit produce losses, two main sources usually account for most of the losses in LTC3410 circuits:  $V_{IN}$  quiescent current and  $I^2R$ losses. The  $V_{IN}$  quiescent current loss dominates the efficiency loss at very low load currents whereas the I<sup>2</sup>R loss dominates the efficiency loss at medium to high load currents. In a typical efficiency plot, the efficiency curve at very low load currents can be misleading since the actual power lost is of no consequence as illustrated in Figure 3.

- 1. The  $V_{IN}$  quiescent current is due to two components: the DC bias current as given in the electrical characteristics and the internal main switch and synchronous switch gate charge currents. The gate charge current results from switching the gate capacitance of the internal power MOSFET switches. Each time the gate is switched from high to low to high again, a packet of charge, dQ, moves from  $V_{IN}$  to ground. The resulting  $dQ/dt$  is the current out of  $V_{IN}$  that is typically larger than the DC bias current. In continuous mode,  $I_{GATFCHG} = f(Q_T + Q_B)$  where  $Q_T$  and  $Q_B$  are the gate charges of the internal top and bottom switches. Both the DC bias and gate charge losses are proportional to  $V_{IN}$  and thus their effects will be more pronounced at higher supply voltages.
- 2.  $1^{2}R$  losses are calculated from the resistances of the internal switches,  $R_{SW}$ , and external inductor  $R_1$ . In continuous mode, the average output current flowing through inductor L is "chopped" between the main switch and the synchronous switch. Thus, the series resistance looking into the SW pin is a function of both top and bottom MOSFET  $R_{DS(ON)}$  and the duty cycle (DC) as follows:

 $R_{SW} = (R_{DS(ON)TOP})(DC) + (R_{DS(ON)BOT})(1 - DC)$ 

The  $R_{DS(ON)}$  for both the top and bottom MOSFETs can be obtained from the Typical Performance Charateristics curves. Thus, to obtain  $1^2R$  losses, simply add  $R_{SW}$  to  $R<sub>L</sub>$  and multiply the result by the square of the average output current.

Other losses including  $C_{\text{IN}}$  and  $C_{\text{OUT}}$  ESR dissipative losses and inductor core losses generally account for less than 2% total additional loss.

### **Thermal Considerations**

In most applications the LTC3410 does not dissipate much heat due to its high efficiency. But, in applications where the LTC3410 is running at high ambient temperature with low supply voltage and high duty cycles, such as in dropout, the heat dissipated may exceed the maximum junction temperature of the part. If



**Figure 3. Power Loss vs Load Current**



the junction temperature reaches approximately 150°C, both power switches will be turned off and the SW node will become high impedance.

To avoid the LTC3410 from exceeding the maximum junction temperature, the user will need to do some thermal analysis. The goal of the thermal analysis is to determine whether the power dissipated exceeds the maximum junction temperature of the part. The temperature rise is given by:

 $T_R = (P_D)(\theta_{JA})$ 

where  $P_D$  is the power dissipated by the regulator and  $\theta_{JA}$  is the thermal resistance from the junction of the die to the ambient temperature.

The junction temperature,  $T_{\rm J}$ , is given by:

 $T_J = T_A + T_B$ 

where  $T_A$  is the ambient temperature.

As an example, consider the LTC3410 in dropout at an input voltage of 2.7V, a load current of 300mA and an ambient temperature of 70°C. From the typical performance graph of switch resistance, the  $R_{DS(ON)}$  of the P-channel switch at 70 $\degree$ C is approximately 1.0 $\Omega$ . Therefore, power dissipated by the part is:

 $P_D = I_{LOAD}^2 \cdot R_{DS(ON)} = 90$ mW

For the SC70 package, the  $\theta_{JA}$  is 250°C/W. Thus, the junction temperature of the regulator is:

 $T_{\rm J}$  = 70 $^{\circ}$ C + (0.09)(250) = 92.5 $^{\circ}$ C

which is well below the maximum junction temperature of  $125^{\circ}$ C.

Note that at higher supply voltages, the junction temperature is lower due to reduced switch resistance  $(R_{DS(ON)})$ .

### **Checking Transient Response**

The regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step in load current. When a load step occurs,  $V_{\text{OUT}}$  immediately shifts by an amount equal to  $(\Delta I_{LOAD} \cdot ESR)$ , where ESR is the effective series resistance of  $C_{\text{OUT}}$ .  $\Delta I_{\text{LOAD}}$  also begins to charge or discharge  $C_{\Omega I|T}$ , which generates a feedback error signal. The regulator loop then acts to return  $V_{OUT}$  to its steadystate value. During this recovery time  $V_{\text{OUT}}$  can be monitored for overshoot or ringing that would indicate a stability problem. For a detailed explanation of switching control loop theory, see Application Note 76.

A second, more severe transient is caused by switching in loads with large  $(>1\mu$ F) supply bypass capacitors. The discharged bypass capacitors are effectively put in parallel with  $C_{\text{OUT}}$ , causing a rapid drop in  $V_{\text{OUT}}$ . No regulator can deliver enough current to prevent this problem if the load switch resistance is low and it is driven quickly. The only solution is to limit the rise time of the switch drive so that the load rise time is limited to approximately  $(25 \cdot C_{LOP})$ . Thus, a 10µF capacitor charging to 3.3V would require a 250µs rise time, limiting the charging current to about 130mA.

### **PC Board Layout Checklist**

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the LTC3410. These items are also illustrated graphically in Figures 4 and 5. Check the following in your layout:

1. The power traces, consisting of the GND trace, the SW trace and the  $V_{IN}$  trace should be kept short, direct and wide.





**Figure 4a. LTC3410 Layout Diagram**



**Figure 5a. LTC3410 Suggested Layout**



BOLD LINES INDICATE HIGH CURRENT PATHS

**Figure 4b. LTC3410-1.875 Layout Diagram**



**Figure 5b. LTC3410 Fixed Output Voltage Suggested Layout**

- 2. Does the  $V_{FB}$  pin connect directly to the feedback resistors? The resistive divider R1/R2 must be connected between the  $(+)$  plate of C<sub>OUT</sub> and ground.
- 3. Does the  $(+)$  plate of C<sub>IN</sub> connect to V<sub>IN</sub> as closely as possible? This capacitor provides the AC current to the internal power MOSFETs.
- 4. Keep the (-) plates of C<sub>IN</sub> and C<sub>OUT</sub> as close as possible.
- 5. Keep the switching node, SW, away from the sensitive V<sub>FR</sub> node.

### **Design Example**

As a design example, assume the LTC3410 is used in a single lithium-ion battery-powered cellular phone application. The  $V_{IN}$  will be operating from a maximum of 4.2V down to about 2.7V. The load current requirement is a maximum of 0.3A but most of the time it will be in standby mode, requiring only 2mA. Efficiency at both low and high load currents is important. Output voltage is 3V. With this information we can calculate L using Equation (1),

$$
L = \frac{1}{(f)(\Delta I_L)} V_{OUT} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)
$$
 (3)



Substituting  $V_{\text{OUT}} = 3V$ ,  $V_{\text{IN}} = 4.2V$ ,  $\Delta I_L = 100 \text{mA}$ and  $f = 2.25$ MHz in Equation (3) gives:

$$
L = \frac{3V}{2.25MHz(100mA)} \left(1 - \frac{3V}{4.2V}\right) = 3.8\mu H
$$

A 4.7µH inductor works well for this application. For best efficiency choose a 350mA or greater inductor with less than 0.3 $Ω$  series resistance.

 $C_{1N}$  will require an RMS current rating of at least 0.125A  $\approx$  $I_{\text{LOAD(MAX)}}/2$  at temperature and  $C_{\text{OUT}}$  will require an ESR

of less than 0.5Ω. In most cases, a ceramic capacitor will satisfy this requirement. From Table 2, Capacitance Selection,  $C_{\text{OUT}} = 10 \mu F$  and  $C_{\text{IN}} = 4.7 \mu F$ .

For the feedback resistors, choose  $R1 = 301k$ . R2 can then be calculated from equation (2) to be:

$$
R2 = \left(\frac{V_{OUT}}{0.8} - 1\right) R1 = 827.8 \text{k}; \text{use } 825 \text{k}
$$

Figure 6 shows the complete circuit along with its efficiency curve.



 $4.7\mu$ H\*







13

## **TYPICAL APPLICATIONS**

#### **Using Low Profile Components, <1mm Height**



**Low Profile Efficiency Load Step**











## **U PACKAGE DESCRIPTIO**



#### **SC6 Package 6-Lead Plastic SC70** (Reference LTC DWG # 05-08-1638)

5. MOLD FLASH SHALL NOT EXCEED 0.254mm 6. DETAILS OF THE PIN 1 INDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE INDEX AREA

- 7. EIAJ PACKAGE REFERENCE IS EIAJ SC-70
- 8. JEDEC PACKAGE REFERENCE IS MO-203 VARIATION AB

