

## FEATURES

- **Wide Operating Voltage Range: 7V to 80V**
- **12-Bit Resolution for Both Current and Voltages**
- **I<sup>2</sup>C Interface**
- Additional ADC Input Monitors an External Voltage
- Continuous Scan and Snapshot Modes
- Shutdown Mode (LTC4151) Reduces Quiescent Current to 120 $\mu$ A
- Split SDA for Opto-Isolation (LTC4151-1/LTC4151-2)
- Available in 10-Lead MSOP, 10-Lead 3mm  $\times$  3mm DFN and 16-Lead SO Packages

## APPLICATIONS

- –48V Telecom Infrastructure
- Automotive
- Industrial
- Consumer

## DESCRIPTION


The **LTC<sup>®</sup>4151** is a high side power monitor that operates over a wide voltage range of 7V to 80V. In default operation mode, the onboard 12-bit ADC continuously measures high side current, input voltage and an external voltage. Data is reported through the I<sup>2</sup>C interface when polled by a host. The LTC4151 can also perform on-demand measurement in a snapshot mode. The LTC4151 features a dedicated shutdown pin to reduce power consumption. The LTC4151-1/LTC4151-2 feature split I<sup>2</sup>C data pins to drive opto-isolators. The data out on the LTC4151-1 is inverted while that on the LTC4151-2 is not.

PART	PACKAGE	FEATURED PIN
LTC4151	DD10, MS10	SHDN
LTC4151-1	DD10, MS10	SDAO
LTC4151-2	S16	SDAO



**LT**, **LT**, **LTC**, **LTM**, Linear Technology and the Linear logo are registered trademarks and Hot Swap is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

## TYPICAL APPLICATION

High Side Power Sensing with Onboard ADC and I<sup>2</sup>C



12-Bit ADC DNL and INL



4151ff


# LTC4151

## ABSOLUTE MAXIMUM RATINGS (Notes 1, 3)

$V_{IN}$  Voltage..... -0.3V to 90V  
 SENSE<sup>+</sup>, SENSE<sup>-</sup> Voltages.....  $V_{IN} - 10V$  or  
 -0.3V to  $V_{IN} + 0.3V$   
 ADR1, ADRO Voltages ..... -0.3V to 90V  
 ADIN,  $\overline{SHDN}$ , SDAO, SDAO Voltages..... -0.3V to 6V  
 SCL, SDA, SDAI Voltages (Note 2)..... -0.3V to 5.5V  
 SCL, SDA, SDAI Clamp Current..... 5mA

Operating Temperature Range  
 LTC4151C/LTC4151C-1/LTC4151C-2 ..... 0°C to 70°C  
 LTC4151I/LTC4151I-1/LTC4151I-2..... -40°C to 85°C  
 LTC4151H..... -40°C to 125°C  
 Storage Temperature Range  
 MSOP, SO ..... -65°C to 150°C  
 DFN..... -65°C to 125°C  
 Lead Temperature (Soldering, 10 sec)  
 MSOP, SO ..... 300°C

## PIN CONFIGURATION



4151ff

## ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC4151CDD#PBF	LTC4151CDD#TRPBF	LCWZ	10-Lead (3mm × 3mm) Plastic DFN	0°C to 70°C
LTC4151IDD#PBF	LTC4151IDD#TRPBF	LCWZ	10-Lead (3mm × 3mm) Plastic DFN	-40°C to 85°C
LTC4151HDD#PBF	LTC4151HDD#TRPBF	LCWZ	10-Lead (3mm × 3mm) Plastic DFN	-40°C to 125°C
LTC4151CDD-1#PBF	LTC4151CDD-1#TRPBF	LCXC	10-Lead (3mm × 3mm) Plastic DFN	0°C to 70°C
LTC4151IDD-1#PBF	LTC4151IDD-1#TRPBF	LCXC	10-Lead (3mm × 3mm) Plastic DFN	-40°C to 85°C
LTC4151CMS#PBF	LTC4151CMS#TRPBF	LTCWY	10-Lead Plastic MSOP	0°C to 70°C
LTC4151IMS#PBF	LTC4151IMS#TRPBF	LTCWY	10-Lead Plastic MSOP	-40°C to 85°C
LTC4151HMS#PBF	LTC4151HMS#TRPBF	LTCWY	10-Lead Plastic MSOP	-40°C to 125°C
LTC4151CMS-1#PBF	LTC4151CMS-1#TRPBF	LTCXB	10-Lead Plastic MSOP	0°C to 70°C
LTC4151IMS-1#PBF	LTC4151IMS-1#TRPBF	LTCXB	10-Lead Plastic MSOP	-40°C to 85°C
LTC4151CS-2#PBF	LTC4151CS-2#TRPBF	LTC4151S-2	16-Lead Plastic SO	0°C to 70°C
LTC4151IS-2#PBF	LTC4151IS-2#TRPBF	LTC4151S-2	16-Lead Plastic SO	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: <http://www.linear.com/leadfree/>

For more information on tape and reel specifications, go to: <http://www.linear.com/tapeandreeel/>

## ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^\circ\text{C}$ .  $V_{IN}$  is from 7V to 80V, unless noted. (Note 3)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
<b>General</b>							
$V_{IN}$	Supply Voltage		●	7	80	V	
$I_{IN}$	Supply Current	$V_{IN} = 48\text{V}$ , Normal Operation Mode $V_{IN} = 12\text{V}$ , Shutdown Mode	●	1.2	1.7	mA	
$I_{SENSE+}$	SENSE+ Input Current	$V_{IN}$ , SENSE+, SENSE- = 48V	●	5	9	$\mu\text{A}$	
$I_{SENSE-}$	SENSE- Input Current	$V_{IN}$ , SENSE+, SENSE- = 48V	●	0.1	1	$\mu\text{A}$	
$V_{SHDN(TH)}$	SHDN Input Threshold		●	1	1.5	2	V
$I_{SHDN}$	SHDN Input Current	SHDN = 0V	●	-3	-5	-8	$\mu\text{A}$
<b>ADC</b>							
RES	Resolution (No Missing Codes)	(Note 4)	●	12		Bits	
$V_{FS}$	Full-Scale Voltage	(SENSE+ – SENSE-) $V_{IN}$ ADIN		81.92 102.4 2.048		mV V V	
LSB	LSB Step Size	(SENSE+ – SENSE-) $V_{IN}$ ADIN		20 25 0.5		$\mu\text{V}$ mV mV	
TUE	Total Unadjusted Error	(SENSE+ – SENSE-) $V_{IN}$ (Note 5) ADIN, C-Grade ADIN, I-, H-Grade	●		±1.25 ±1 ±0.75 ±1	% % % %	
$V_{OS}$	Offset Error	(SENSE+ – SENSE-) $V_{IN}$ (Note 6) ADIN	●		±5 ±6 ±8	LSB LSB LSB	

## ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^\circ\text{C}$ .  $V_{IN}$  is from 7V to 80V, unless noted. (Note 3)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
INL	Integral Nonlinearity	(SENSE <sup>+</sup> – SENSE <sup>-</sup> )	●	±1	±3	LSB	
		$V_{IN}$ (Note 5)	●	±1	±3	LSB	
		ADIN	●	±0.5	±2	LSB	
$\sigma_T$	Transition Noise	(SENSE <sup>+</sup> – SENSE <sup>-</sup> )		1.2		$\mu\text{V}_{\text{RMS}}$	
		$V_{IN}$		0.3		$\text{mV}_{\text{RMS}}$	
		ADIN		22		$\mu\text{V}_{\text{RMS}}$	
$f_{\text{CONV}}$	Conversion Rate (Continuous Mode)		●	6	7.5	9	Hz
$t_{\text{CONV}}$	Conversion Time (Snapshot Mode)	(SENSE <sup>+</sup> – SENSE <sup>-</sup> )	●	53	67	85	ms
		ADIN, $V_{IN}$	●	26	33	42	ms
$R_{\text{ADIN}}$	ADIN Pin Input Resistance	ADIN = 3V	●	2	10		$\text{M}\Omega$
$I_{\text{ADIN}}$	ADIN Pin Input Current	ADIN = 3V	●			±2	$\mu\text{A}$
<b>I<sup>2</sup>C Interface</b>							
$V_{\text{ADR(H)}}$	ADRO, ADRI Input High Threshold		●	2.3	2.65	3.0	V
$V_{\text{ADR(L)}}$	ADRO, ADRI Input Low Threshold		●	0.2	0.6	0.9	V
$I_{\text{ADR(IN)}}$	ADRO, ADRI Input Current	ADRO, ADRI = 0V or 3V	●			±70	$\mu\text{A}$
		ADRO, ADRI = 0.8V or 2.2V	●	±8			$\mu\text{A}$
$V_{\text{SDA(OL)}}$	SDA, SDAO, $\overline{\text{SDA}\overline{\text{O}}}$ Output Low Voltage	$I_{\text{SDA}}, I_{\text{SDAO}}, I_{\overline{\text{SDA}\overline{\text{O}}}} = 8\text{mA}$	●		0.15	0.4	V
$I_{\text{SDA,SCL(IN)}}$	SDA, SDAI, SDAO, $\overline{\text{SDA}\overline{\text{O}}}$ , SCL Input Current	SDA, SDAI, SDAO, $\overline{\text{SDA}\overline{\text{O}}}$ , SCL = 5V	●		0	±2	$\mu\text{A}$
$V_{\text{SDA,SCL(TH)}}$	SDA, SDAI, SCL Input Threshold		●	1.6	1.8	2	V
$V_{\text{SDA,SCL(CL)}}$	SDA, SDAI, SCL Clamp Voltage	$I_{\text{SDA}}, I_{\text{SDAI}}, I_{\text{SCL}} = 3\text{mA}$	●	5.5	6.1	6.6	V
<b>I<sup>2</sup>C Interface Timing (Note 4)</b>							
$f_{\text{SCL(MAX)}}$	Maximum SCL Clock Frequency			400			kHz
$t_{\text{LOW}}$	Minimum SCL Low Period				0.65	1.3	$\mu\text{s}$
$t_{\text{HIGH}}$	Minimum SCL High Period				50	600	ns
$t_{\text{BUF(MIN)}}$	Minimum Bus Free Time Between Stop/Start Condition				0.12	1.3	$\mu\text{s}$
$t_{\text{HD,STA(MIN)}}$	Minimum Hold Time After (Repeated) Start Condition				140	600	ns
$t_{\text{SU,STA(MIN)}}$	Minimum Repeated Start Condition Set-Up Time				30	600	ns
$t_{\text{SU,STO(MIN)}}$	Minimum Stop Condition Set-Up Time				30	600	ns
$t_{\text{HD,DAT(MIN)}}$	Minimum Data Hold Time Input				-100	0	ns
$t_{\text{HD,DATO(MIN)}}$	Minimum Data Hold Time Output			300	600	900	ns
$t_{\text{SU,DAT(MIN)}}$	Minimum Data Set-Up Time Input				30	100	ns
$t_{\text{SP(MAX)}}$	Maximum Suppressed Spike Pulse Width			50	110	250	ns
$t_{\text{RST}}$	Stuck-Bus Reset Time	SCL or SDA/SDAI Held Low		20	33		ms
$C_X$	SCL, SDA Input Capacitance				5	10	pF

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** Internal clamps limit the SCL, SDA (LTC4151) and SDAI (LTC4151-1/LTC4151-2) pins to a minimum of 5.5V. Driving these pins to voltages beyond the clamp may damage the part. The pins can be safely tied to higher voltages through a resistor that limits the current below 5mA.









**Note 3:** All currents into pins are positive. All voltages are referenced to GND, unless otherwise noted.

**Note 4:** Guaranteed by design and not subject to test.



**Note 5:** Integral nonlinearity and total unadjusted error of  $V_{IN}$  are tested between 7V and 80V.

**Note 6:** Offset error of  $V_{IN}$  is defined by extrapolating the straight line measured between 7V and 80V.

**TYPICAL PERFORMANCE CHARACTERISTICS**  $V_{IN} = 12V, T_A = 25^\circ C$ , unless noted.



## TYPICAL PERFORMANCE CHARACTERISTICS $V_{IN} = 12V$ , $T_A = 25^\circ C$ , unless noted.



## PIN FUNCTIONS

**ADIN:** ADC Input. The onboard ADC measures voltage range between 0V and 2.048V. Tie to GND if unused.

**ADR1, ADR0:** I<sup>2</sup>C Device Address Inputs. Connecting ADR1 and ADR0 to  $V_{IN}$ , GND or leaving the pins open configures one of nine possible addresses. See Table 1 in the Applications Information section for details.

**Exposed Pad (DD Package Only):** Exposed pad may be left open or connected to device ground (GND).

**GND:** Device Ground.

**SCL:** I<sup>2</sup>C Bus Clock Input. Data is shifted in and out at the SDA pin on rising edges of SCL. This pin is driven by an open-collector output from a master controller. An external pull-up resistor or current source is required and can be placed between SCL and  $V_{IN}$ . The voltage at SCL is internally clamped to 6V (5.5V minimum).

**SDA (LTC4151 Only):** I<sup>2</sup>C Bus Data Input/Output. Used for shifting in address, command or data bits and sending out data. An external pull-up resistor or current source is required and can be placed between SDA and  $V_{IN}$ . The voltage at SDA is internally clamped to 6V (5.5V minimum).

**SDAI (LTC4151-1/LTC4151-2 Only):** I<sup>2</sup>C Bus Data Input. Used for shifting in address, command, data, and SDA0 acknowledge bits. This pin is driven by an open-collector

output from a master controller. An external pull-up resistor or current source is required and can be placed between SDAI and  $V_{IN}$ . If the master separates SDAI and SDA0, data read at SDA0 needs to be echoed back to SDAI for proper I<sup>2</sup>C communication. The voltage at SDAI is internally clamped to 6V (5.5V minimum).

**SDA0 (LTC4151-2 Only):** Serial Bus Data Output. Open-drain output used for sending data back to the master controller or acknowledging a write operation. Normally tied to SDAI to form the SDA line. An external pull-up resistor or current source is required.

**$\overline{SDA0}$  (LTC4151-1 Only):** Inverted Serial Bus Data Output. Open-drain output used for sending data back to the master controller or acknowledging a write operation. Data is inverted for convenience of opto-isolation. An external pull-up resistor or current source is required.

**SENSE<sup>+</sup>:** Kelvin Sense of the  $V_{IN}$  Pin. See Figure 10 for recommended Kelvin connection.


**SENSE<sup>-</sup>:** High Side Current Sense Input. Connect an external sense resistor between SENSE<sup>+</sup> and SENSE<sup>-</sup>. The differential voltage between SENSE<sup>+</sup> and SENSE<sup>-</sup> is monitored by the onboard ADC with a full-scale sense voltage of 81.92mV.

## PIN FUNCTIONS

**SHDN (LTC4151 Only):** Shutdown Input. Internally pulled up to 6.3V. Pull this pin below 1V to force the LTC4151 into shutdown mode. Leave this pin open if unused.

**V<sub>IN</sub>:** Supply Voltage Input. Accepts 7V to 80V. The voltage at this pin is monitored by the onboard ADC with a full-scale input range of 102.4V. SENSE<sup>+</sup> must be connected to V<sub>IN</sub> for proper ADC readout.

## BLOCK DIAGRAM



## OPERATION

The LTC4151 accurately monitors high side current and voltages. This device accepts a wide range of input voltages from as low as 7V up to 80V and consumes less than 1.7mA quiescent current in normal operation. A shutdown mode is available with the LTC4151 to reduce the quiescent current to less than 300μA by pulling the SHDN pin below 1V.

In default continuous scan mode after power-up, the onboard 12-bit analog-to-digital converter (ADC) continuously and sequentially measures the high side differential voltage between SENSE<sup>+</sup> (Kelvin sense of V<sub>IN</sub>) and SENSE<sup>-</sup> (full-scale 81.92mV) through an internal sense amplifier, the input voltage V<sub>IN</sub> (full-scale 102.4V) through an internal voltage divider, and the voltage applied to the ADIN pin (full-scale 2.048V). The reference voltage of the ADC is internally set to 2.048V. The digital data obtained by the ADC is stored in the onboard registers.

In snapshot mode, the LTC4151 can perform on-demand measurement of a selected voltage without the need of continuous polling by a master controller. The snapshot mode is enabled by programming the control register through the I<sup>2</sup>C interface. A status bit in the data register monitors the ADC's conversion. When the conversion is completed, the 12-bit digital code of the measured voltage is held in the corresponding data registers.

The LTC4151 provides an I<sup>2</sup>C interface to read the ADC data from the data registers and to program the control register. Two three-state pins, ADR0 and ADR1, are used to decode nine device addresses (see Table 1). The LTC4151 features a single SDA pin to handle both input data and output data, while the LTC4151-1/LTC4151-2 provide separate data in (SDAI) and data out (SDAO on the LTC4151-1 and SDAO on the LTC4151-2) pins to facilitate opto-isolation.

## APPLICATIONS INFORMATION

The LTC4151 offers a compact complete solution for high side power monitoring. With a wide operating voltage range from 7V to 80V, this device is ideal for a variety of applications including consumer, automotive, industrial and telecom infrastructure. The simple application circuit as shown in Figure 1 provides monitoring of high side current with a  $0.02\Omega$  resistor (4.096A in full scale), input voltage (102.4V in full scale) and an external voltage (2.048V in full scale), all with an internal 12-bit resolution ADC.

### Data Converter

The LTC4151 features an onboard, 12-bit  $\Delta\Sigma$  A/D converter (ADC) that continuously monitors three voltages in the sequence of ( $V_{SENSE^+} - V_{SENSE^-}$ ) first,  $V_{IN}$  second and  $V_{ADIN}$  third. The  $\Delta\Sigma$  architecture inherently averages signal noise during the measurement period. The differential voltage between  $SENSE^+$  and  $SENSE^-$  is monitored with an 81.92mV full scale and  $20\mu V$  resolution that allows accurate measurement of the high side input current.  $SENSE^+$  is a Kelvin sense pin for the  $V_{IN}$  pin and must be connected to  $V_{IN}$  (see Figure 10) for proper ADC readout. The supply voltage at  $V_{IN}$  is directly measured with a 102.4V full scale and 25mV resolution. The voltage at the uncommitted ADIN pin is measured with a 2.048V full scale and 0.5mV resolution that allows monitoring of any external voltage. The 12-bit digital

code of each measured voltage is stored in two adjacent registers out of the six total data registers A through F, with the eight MSBs in the first register and the four LSBs in the second (Table 2).

The data in registers A through F is refreshed at a frequency of 7.5Hz in continuous scan mode. Setting control register bit G4 (Table 6) invokes a test mode that halts updating of these registers so that they can be written to and read from for software testing.

The data converter features a snapshot mode allowing users to make one-time measurements of a selected voltage (either the SENSE voltage,  $V_{IN}$  voltage, or ADIN voltage). To enable snapshot mode, set control register bit G7 and write the 2-bit code of the desired ADC channel to G6 and G5 (Table 6) using a Write Byte command. When the Write Byte command is completed, the ADC measures the selected voltage and a Busy Bit in the LSB data register is set to indicate that the data is not ready. After completing the conversion, the ADC is halted and the Busy Bit is reset to indicate that the data is ready. To make another measurement of the same voltage or to measure another voltage, first disable the snapshot mode for the previous measurement by clearing control bit G7, then re-enable the snapshot mode and write the code of the desired voltage according to the procedure described above. The Busy Bit remains reset in the continuous scan mode.




Figure 1. Monitoring High Side Current and Voltages Using the LTC4151



## APPLICATIONS INFORMATION

### I<sup>2</sup>C Interface

The LTC4151 features an I<sup>2</sup>C-compatible interface to provide access to six ADC data registers and a control register for monitoring the measured voltages. Figure 2 shows a general data transfer format using the I<sup>2</sup>C. The LTC4151 is a read-write slave device and supports SMBus Read Byte, Write Byte, Read Word and Write Word commands. The device also supports Read Page and Write Page commands that allow one to read or write more than two bytes of data. When using the Read Page and Write

Page commands, the host need only to issue an initial register address and the internal register address pointer automatically increments by 1 after each byte of data is read or written. After the register address reaches 06h, it will be reset to 00h and continue the increment. Upon a Stop condition, the register address is reset to 00h. If desired, the Read Page and Write Page support can be disabled by clearing control register bit G3. The data formats for the above commands are shown in Figures 3 to 8.




Figure 2. General Data Transfer over I<sup>2</sup>C

S	ADDRESS	W	A	COMMAND	A	DATA	A	P
	1 1 0 a3:a0	0	0	X X X X X b2:b0	0	b7:b0	0	

4151 F03

□ FROM MASTER TO SLAVE    A: ACKNOWLEDGE (LOW)     $\bar{W}$ : WRITE BIT (LOW)  
 □ FROM SLAVE TO MASTER     $\bar{A}$ : NOT ACKNOWLEDGE (HIGH)    S: START CONDITION  
 R: READ BIT (HIGH)    P: STOP CONDITION

Figure 3. LTC4151 Serial Bus SDA Write Byte Protocol

S	ADDRESS	W	A	COMMAND	A	DATA	A	DATA	A	P
	1 1 0 a3:a0	0	0	X X X X X b2:b0	0	b7:b0	0	b7:b0	0	

4151 F04

Figure 4. LTC4151 Serial Bus SDA Write Word Protocol

S	ADDRESS	W	A	COMMAND	A	DATA	A	DATA	A	...	DATA	A	P
	1 1 0 a3:a0	0	0	X X X X X b2:b0	0	b7:b0	0	b7:b0	0	...	b7:b0	0	

4151 F05

Figure 5. LTC4151 Serial Bus SDA Write Page Protocol

S	ADDRESS	W	A	COMMAND	A	S	ADDRESS	R	A	DATA	$\bar{A}$	P
	1 1 0 a3:a0	0	0	X X X X X b2:b0	0		1 1 0 a3:a0	1	0	b7:b0	1	

4151 F06

Figure 6. LTC4151 Serial Bus SDA Read Byte Protocol

S	ADDRESS	W	A	COMMAND	A	S	ADDRESS	R	A	DATA	A	DATA	$\bar{A}$	P
	1 1 0 a3:a0	0	0	X X X X X b2:b0	0		1 1 0 a3:a0	1	0	b7:b0	0	b7:b0	1	

4151 F07

Figure 7. LTC4151 Serial Bus SDA Read Word Protocol

S	ADDRESS	W	A	COMMAND	A	S	ADDRESS	R	A	DATA	A	DATA	...	DATA	$\bar{A}$	P
	1 1 0 a3:a0	0	0	X X X X X b2:b0	0		1 1 0 a3:a0	1	0	b7:b0	0	b7:b0	...	b7:b0	1	

4151 F08

Figure 8. LTC4151 Serial Bus SDA Read Page Protocol

## APPLICATIONS INFORMATION

### Using Opto-Isolators with LTC4151-1 and LTC4151-2

The LTC4151-1/LTC4151-2 split the SDA line into SDAI (input) and  $\overline{\text{SDA0}}$  (LTC4151-1 inverted output) or SDA0 (LTC4151-2 output) for convenience of opto-coupling with a host controller that sits at a different ground level.

When using opto-isolators with the LTC4151-1, connect the SDAI to the output of the incoming opto-coupler and connect the  $\overline{\text{SDA0}}$  to the anode of the outgoing opto-coupler (see Figure 9). With the outgoing opto-coupler clamping  $\overline{\text{SDA0}}$  and internal 6V (5.5V minimum) clamps on SDAI and SCL, the pull-up resistors on these three pins can be directly connected to  $V_{\text{IN}}$ . In this way (with  $\overline{\text{SDA0}}$  rather than conventional SDA0), the need for a separate low voltage supply for pull-ups is eliminated.

Figure 11 shows the LTC4151-2 with high speed opto-couplers for faster bus speeds. The LTC4151-2 has a non-inverter SDA0 output. Powered from  $V_{\text{IN}}$ , the high voltage LT3010-5 low dropout regulator provides the supply for the opto-couplers as well as the bus lines pull-up. If the SDAI and SDA0 on the master controller are not tied together, the ACK bit of the SDA0 must be returned back to SDAI.

### Start and Stop Conditions

When the I<sup>2</sup>C bus is idle, both SCL and SDA must remain in the high state. A bus master signals the beginning of a transmission with a Start condition by transitioning SDA from high to low while SCL stays high. When the master has finished communicating with the slave, it issues a Stop condition by transitioning SDA from low to high while SCL stays high. The bus is then free for another transmission.

### Stuck-Bus Reset

The LTC4151 I<sup>2</sup>C interface features a stuck-bus reset timer. The low conditions of the SCL and the SDA/SDAI pins are OR'ed to start the timer. The timer is reset when both SCL and SDA/SDAI are pulled high. If the SCL pin or the SDA/SDAI pin is held low for over 33ms, the stuck-bus timer will expire and the internal I<sup>2</sup>C state machine will be reset to allow normal communication after the stuck-bus condition is cleared. The stuck-bus timer can be disabled by clearing control register bit G2.




Figure 9. Opto-Isolation of the I<sup>2</sup>C Interface Between LTC4151-1 and a Microcontroller (1.5kHz Data Rate of I<sup>2</sup>C is Limited by Slew Rate of Opto-Isolators)

## APPLICATIONS INFORMATION

### I<sup>2</sup>C Device Addressing

Nine distinct I<sup>2</sup>C bus addresses are configurable using the three-state pins ADR0 and ADR1, as shown in Table 1. Address bits a6, a5 and a4 are configured to (110) and the least significant bit is the R/W bit. In addition, the LTC4151 will respond to a mass write address (1100 110) b for writing to all LTC4151s, regardless of their individual address settings.

### Acknowledge

The acknowledge signal is used for handshaking between the transmitter and the receiver to indicate that the last byte of data was received. The transmitter always releases the SDA line during the acknowledge clock pulse. The LTC4151 pulls the SDA line low on the 9th clock cycle to acknowledge receipt of the data. If the slave fails to acknowledge by leaving SDA high, then the master can abort the transmission by generating a Stop condition. When the master is receiving data from the slave, the master must pull down the SDA line during the clock pulse to indicate receipt of a data byte, and that another byte is to be read. After the last byte has been received the master will leave the SDA line high (not acknowledge) and issue a Stop condition to terminate the transmission.

### Write Protocol

The master begins a write operation with a Start condition followed by the seven bit slave address and the R/W bit

set to zero. After the addressed LTC4151 acknowledges the address byte, the master then sends a command byte which indicates which internal register the master wishes to write. The LTC4151 acknowledges this and then latches the lower three bits of the command byte into its internal register address pointer. The master then delivers the data byte and the LTC4151 acknowledges once more and latches the data into its internal register. If the master continues sending a second byte or more data bytes, as in a Write Word or Write Page command, the second byte or more data bytes will be acknowledged by the LTC4151, the internal register address pointer will increment automatically, and each byte of data will be latched into an internal register corresponding to the address pointer. The write operation terminates and the register address pointer resets to 00h when the master sends a Stop condition.

### Read Protocol

The master begins a read operation with a Start condition followed by the seven bit slave address and the R/W bit set to zero. After the addressed LTC4151 acknowledges the address byte, the master then sends a command byte that indicates which internal register the master wishes to read. The LTC4151 acknowledges this and then latches the lower three bits of the command byte into its internal register address pointer. The master then sends a repeated Start condition followed by the same seven bit

Table 1. LTC4151 Device Addressing\*

DESCRIPTION	HEX DEVICE ADDRESS	BINARY DEVICE ADDRESS								LTC4151 ADDRESS PINS	
		a6	a5	a4	a3	a2	a1	a0	R/W	ADR1	ADR0
Mass Write	CC	1	1	0	0	1	1	0	0	X	X
0	CE	1	1	0	0	1	1	1	X	H	L
1	D0	1	1	0	1	0	0	0	X	NC	H
2	D2	1	1	0	1	0	0	1	X	H	H
3	D4	1	1	0	1	0	1	0	X	NC	NC
4	D6	1	1	0	1	0	1	1	X	NC	L
5	D8	1	1	0	1	1	0	0	X	L	H
6	DA	1	1	0	1	1	0	1	X	H	NC
7	DC	1	1	0	1	1	1	0	X	L	NC
8	DE	1	1	0	1	1	1	1	X	L	L

\*H = Tie High; L = Tie to GND; NC = Open; X = Don't Care

## APPLICATIONS INFORMATION

**Table 2. LTC4151 Register Address and Contents**

REGISTER ADDRESS*	REGISTER NAME	READ/WRITE	DESCRIPTION
00h	SENSE (A)	R/W**	ADC Current Sense Voltage Data (8 MSBs)
01h	SENSE (B)	R/W**	ADC Current Sense Voltage Data (4 LSBs)
02h	V <sub>IN</sub> (C)	R/W**	ADC V <sub>IN</sub> Voltage Data (8 MSBs)
03h	V <sub>IN</sub> (D)	R/W**	ADC V <sub>IN</sub> Voltage Data (4 LSBs)
04h	ADIN (E)	R/W**	ADC ADIN Voltage Data (8 MSBs)
05h	ADIN (F)	R/W**	ADC ADIN Voltage Data (4 LSBs)
06h	CONTROL (G)	R/W	Controls ADC Operation Mode and Test Mode
07h	Reserved		

\*Register address MSBs b7-b3 are ignored. \*\*Writable if bit G4 is set.

**Table 3. SENSE Registers A (00h) and B (01h)—Read/Write**

BIT	NAME	OPERATION
A7:0, B7:4	SENSE Voltage Data	12-Bit Data of Current Sense Voltage with 20 $\mu$ V LSB and 81.92mV Full-Scale
B3	ADC Busy in Snapshot Mode	1 = SENSE Being Converted; 0 = SENSE Conversion Completed. Not Writable
B2:0	Reserved	Always Returns 0. Not Writable

**Table 4. V<sub>IN</sub> Registers C (02h) and D (03h)—Read/Write**

BIT	NAME	OPERATION
C7:0, D7:4	V <sub>IN</sub> Voltage Data	12-Bit Data of V <sub>IN</sub> Voltage with 25mV LSB and 102.4V Full-Scale
D3	ADC Busy in Snapshot Mode	1 = V <sub>IN</sub> Being Converted; 0 = V <sub>IN</sub> Conversion Completed. Not Writable
D2:0	Reserved	Always Returns 0, Not Writable

**Table 5. ADIN Registers E (04h) and F (05h)—Read/Write**

BIT	NAME	OPERATION
E7:0, F7:4	ADIN Voltage Data	12-Bit Data of Current Sense Voltage with 500 $\mu$ V LSB and 2.048V Full-Scale
F3	ADC Busy in Snapshot Mode	1 = ADIN Being Converted; 0 = ADIN Conversion Completed. Not Writable
F2:0	Reserved	Always Returns 0, Not Writable

**Table 6. CONTROL Register G (06h)—Read/Write**

BIT	NAME	OPERATION												
G7	ADC Snapshot Mode Enable	Enables ADC Snapshot Mode; 1 = Snapshot Mode Enabled. Only the channel selected by G6 and G5 is measured by the ADC. After the conversion, the channel busy bit is reset and the ADC is halted. 0 = Snapshot Mode Disabled (ADC free running, Default).												
G6	ADC Channel Label for Snapshot Mode	<table border="1"> <thead> <tr> <th>G6</th> <th>G5</th> <th>ADC CHANNEL</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>SENSE (Default)</td> </tr> <tr> <td>0</td> <td>1</td> <td>V<sub>IN</sub></td> </tr> <tr> <td>1</td> <td>0</td> <td>ADIN</td> </tr> </tbody> </table>	G6	G5	ADC CHANNEL	0	0	SENSE (Default)	0	1	V <sub>IN</sub>	1	0	ADIN
G6	G5		ADC CHANNEL											
0	0		SENSE (Default)											
0	1	V <sub>IN</sub>												
1	0	ADIN												
G5	ADC Channel Label for Snapshot Mode													
G4	Test Mode Enable	Test Mode Halts ADC Operation and Enables Writes to ADC Registers; 1 = Enable Test Mode, 0 = Disable Test Mode (Default)												
G3	Page Read/Write Enable	Enables Page Read/Write; 1 = Enable I <sup>2</sup> C Page Read/Write (Default), 0 = Disable I <sup>2</sup> C Page Read/Write												
G2	Stuck-Bus Timer Enable	Enables I <sup>2</sup> C Stuck-Bus Reset Timer; 1 = Enable Stuck-Bus Timer (Default), 0 = Disable Stuck-Bus Timer												
G1:0	Reserved	Always Returns 0, Not Writable												

4151ff

## APPLICATIONS INFORMATION

address with the  $R\bar{W}$  bit now set to one. The LTC4151 acknowledges and sends the contents of the requested register. The transmission terminates when the master sends a Stop condition. If the master acknowledges the transmitted data byte, as in a Read Word command, the LTC4151 will send the contents of the next register. If the master acknowledges the second data byte and each of the following (if more) data bytes, as in a Read Page command, the LTC4151 will keep sending out each data byte in the register that corresponds to the incrementing register pointer. The read operation terminates and the register address pointer resets to 00h when the master sends a Stop condition.

### Layout Considerations

A Kelvin connection between the sense resistor  $R_S$  and the LTC4151 is recommended to achieve accurate current sensing (Figure 10). The minimum trace width for 1oz copper foil is 0.02" per amp to make sure the trace

stays at a reasonable temperature. Using 0.03" per amp or wider is recommended. Note that 1oz copper exhibits a sheet resistance of about  $530\mu\Omega$  per square.




Figure 10. Recommended Layout for Kelvin Connection





Figure 11. LTC4151-2 I<sup>2</sup>C Opto-Isolation Interface with High Speed Opto-Couplers

## TYPICAL APPLICATION


**Temperature Monitoring with an NTC Thermistor While Measuring Load Current and LTC4151 Supply Current**



$$T(^{\circ}\text{C}) = 58.82 \cdot (N_{\text{ADIN}}/N_{\text{VIN}} - 0.1066), 20^{\circ}\text{C} < T < 60^{\circ}\text{C}.$$

$N_{\text{ADIN}}$  AND  $N_{\text{VIN}}$  ARE DIGITAL CODES MEASURED BY THE ADC AT THE ADIN AND  $V_{\text{IN}}$  PINS, RESPECTIVELY.


**LTC4151-1 Monitors Current and Input Voltage of a -48V System and Interfaces with a Microcontroller (1.5kHz Data Rate of I<sup>2</sup>C is Limited by Slew Rate of Opto-Isolators)**



# PACKAGE DESCRIPTION

Please refer to <http://www.linear.com/designtools/packaging/> for the most recent package drawings.

## DD Package 10-Lead Plastic DFN (3mm × 3mm) (Reference LTC DWG # 05-08-1699 Rev C)




### RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS

#### NOTE:

- DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WEED-2). CHECK THE LTC WEBSITE DATA SHEET FOR CURRENT STATUS OF VARIATION ASSIGNMENT
- DRAWING NOT TO SCALE
- ALL DIMENSIONS ARE IN MILLIMETERS
- DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- EXPOSED PAD SHALL BE SOLDER PLATED
- SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

## MS Package 10-Lead Plastic MSOP (Reference LTC DWG # 05-08-1661 Rev F)




#### NOTE:

- DIMENSIONS IN MILLIMETER/(INCH)
- DRAWING NOT TO SCALE
- DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX

## PACKAGE DESCRIPTION

Please refer to <http://www.linear.com/designtools/packaging/> for the most recent package drawings.

### S Package 16-Lead Plastic Small Outline (Narrow .150 Inch) (Reference LTC DWG # 05-08-1610 Rev G)



- NOTE:
1. DIMENSIONS IN  $\frac{\text{INCHES}}{\text{MILLIMETERS}}$
  2. DRAWING NOT TO SCALE
  3. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED  $.006"$  ( $0.15\text{mm}$ )
  4. PIN 1 CAN BE BEVEL EDGE OR A DIMPLE

S16 REV G 0212



**REVISION HISTORY** (Revision history begins at Rev C)

REV	DATE	DESCRIPTION	PAGE NUMBER
C	11/10	Added H-grade information	2, 3
		Revised order of Pin Functions section and added information to SDAI pin description	6
		Added diode and 2k resistor to Block Diagram	7
		Added information to Application Information section	10
D	7/12	Changed part number in Pin Configuration section from LT4151 to LTC4151	2
E	11/12	Added –48V application schematic	14
F	3/14	Increased $V_{ADR(H)}$ MAX limit and decreased $V_{ADR(L)}$ MIN limit	4