

# Hot Swap Controller with I<sup>2</sup>C Compatible Monitoring

#### **FEATURES**

- Allows Safe Insertion into Live Backplane
- 8-Bit ADC Monitors Current and Voltage
- I<sup>2</sup>C/SMBus Interface
- Wide Operating Voltage Range: 2.9V to 15V
- dI/dt Controlled Soft-Start
- Circuit Breaker Timeout: 20µs (LTC4215-1) or 420µs (LTC4215-3)
- Three General Purpose Outputs
- High Side Drive for External N-channel MOSFET
- No External Gate Capacitor Required
- Input Overvoltage/Undervoltage Protection
- Optional Latchoff or Auto-Retry After Faults
- Alerts Host After Faults
- Inrush Current Limit with Foldback
- Available in 24-Pin (4mm × 5mm) QFN

## **APPLICATIONS**

- Live Board Insertion
- Electronic Circuit Breakers
- Computers, Servers
- Platform Management

#### DESCRIPTION

The LTC®4215-1/LTC4215-3 Hot Swap™ controllers allow a board to be safely inserted and removed from a live backplane. Using an external N-channel pass transistor, board supply voltage and inrush current are ramped up at an adjustable rate. An I²C interface and onboard ADC allow for monitoring of load current, voltage and fault status.

The device features adjustable foldback current limit and a soft-start pin that sets the dl/dt of the inrush current. An I<sup>2</sup>C interface may configure the part to latch off or automatically restart after the LTC4215-1/LTC4215-3 detect a current limit fault.


The controller has additional features to interrupt the host when a fault has occurred, provide three general purpose outputs, notify when output power is good, detect insertion of a load card, and power-up either automatically upon insertion or wait for an I<sup>2</sup>C command to turn on.

The LTC4215-1 has a  $20\mu s$  circuit breaker filter for applications that require a fast fault response time. The LTC4215-3 has an extended  $420\mu s$  circuit breaker filter for applications where supply transients may exceed  $20\mu s$ .


T, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. Hot Swap is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patent 7330065.

## TYPICAL APPLICATION

#### 12V Application With 5A Circuit Breaker



#### Start-Up Waveform






## **ABSOLUTE MAXIMUM RATINGS**

#### (Notes 1, 2)

(110100 1, 2)
Supply Voltage ( $V_{DD}$ ) $-0.3V$ to $24V$
Supply Voltage (INTV <sub>CC</sub> )0.3V to 6.5V
Input Voltages
GATE-SOURCE (Note 3)0.3V to 5V
SENSE <sup>+</sup> , SENSE <sup>-</sup> $V_{DD} - 0.3V$ to $V_{DD} + 0.3V$
SOURCE–5V to 24V
EN, FB, ON, OV, UV−0.3V to 12V
ADR0, ADR1, TIMER,
ADIN, SS0.3V to INTV <sub>CC</sub> + 0.3V
GPIO2, GPIO3, SCL, SDA, SDAI, SDAO -0.3V to 6.5V
Output Voltages
GATE, GPI010.3V to 24V
GPI02, GPI030.3V to 6.5V
Operating Temperature Range
LTC4215C-10°C to 70°C
LTC4215I-140°C to 85°C
Storage Temperature Range
QFN65°C to 125°C

## PIN CONFIGURATION



## ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC4215CUFD-1#PBF	LTC4215CUFD-1#TRPBF	42151	24-Lead (4mm × 5mm) Plastic QFN	0°C to 70°C
LTC4215IUFD-1#PBF	LTC4215IUFD-1#TRPBF	42151	24-Lead (4mm × 5mm) Plastic QFN	-40°C to 85°C
LTC4215CUFD-3#PBF	LTC4215CUFD-3#TRPBF	42153	24-Lead (4mm × 5mm) Plastic QFN	0°C to 70°C
LTC4215IUFD-3#PBF	LTC4215IUFD-3#TRPBF	42153	24-Lead (4mm × 5mm) Plastic QFN	-40°C to 85°C
LEAD BASED FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC4215CUFD-1	LTC4215CUFD-1#TR	42151	24-Lead (4mm × 5mm) Plastic QFN	0°C to 70°C
LTC4215IUFD-1	LTC4215IUFD-1#TR	42151	24-Lead (4mm × 5mm) Plastic QFN	-40°C to 85°C
LTC4215CUFD-3	LTC4215CUFD-3#TR	42153	24-Lead (4mm × 5mm) Plastic QFN	0°C to 70°C
LTC4215IUFD-3	LTC4215IUFD-3#TR	42153	24-Lead (4mm × 5mm) Plastic QFN	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . $V_{DD} = 12V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Supplies							
$\overline{V_{DD}}$	Input Supply Range		•	2.9		15	V
V <sub>OV(VDD)</sub>	Input Supply Overvoltage Threshold		•	15	15.6	16.5	V
$I_{DD}$	Input Supply Current		•		3	5	mA
$V_{\rm DD(UVL)}$	Input Supply Undervoltage Lockout	V <sub>DD</sub> Rising	•	2.75	2.84	2.89	V
				,			/21513fc



# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . $V_{DD} = 12V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>DD(HYST)</sub>	Input Supply Undervoltage Lockout Hysteresis		•	75	100	125	mV
INTV <sub>CC</sub>	Internal Regulator Voltage	$V_{DD} \ge 3.3V$	•	2.9	3.1	3.4	V
INTV <sub>CC(UVL)</sub>	INTV <sub>C</sub> Undervoltage Lockout	INTV <sub>CC</sub> Rising	•	2.55	2.64	2.79	V
INTV <sub>CC(HYST)</sub>	INTV <sub>C</sub> Undervoltage Lockout Hysteresis		•	20	55	75	mV
	nd Circuit Breaker						
$\Delta V_{SENSE(TH)}$	Circuit Breaker Threshold (V <sub>DD</sub> – V <sub>SENSE</sub> )		•	22.5	25	27.5	mV
$\Delta V_{SENSE}$	Current Limit Voltage (V <sub>DD</sub> – V <sub>SENSE</sub> )	V <sub>FB</sub> = 1.3V V <sub>FB</sub> = 0V Start-Up Timer Expired	•	22 6.5 65	25 10 75	29 13 90	mV mV mV
t <sub>D(OC)</sub>	OC Fault Filter	ΔV <sub>SENSE</sub> = 50mV (LTC4215-1) ΔV <sub>SENSE</sub> = 50mV (LTC4215-3)	•	15 300	20 420	30 600	μs μs
I <sub>SENSE(IN)</sub>	SENSE± Pin Input Current	V <sub>SENSE</sub> = 12V	•	10	20	35	μА
Gate Drive							
$\Delta V_{GATE}$	External N-channel Gate Drive (V <sub>GATE</sub> – V <sub>SOURCE</sub> ) (Note 3)	V <sub>DD</sub> = 2.9V to 15V	•	4.7	5.9	6.5	V
I <sub>GATE(UP)</sub>	External N-channel Gate Pull-Up Current	Gate On, V <sub>GATE</sub> = 0V	•	-15	-20	-30	μА
I <sub>GATE(DN)</sub>	External N-channel Gate Pull-Down Current	Gate Off, V <sub>GATE</sub> = 15V	•	0.8	1	1.6	mA
I <sub>GATE(DN)</sub> Fast	Pull-Down Current from GATE to SOURCE During OC/UVLO	V <sub>DD</sub> – SENSE = 100mV, V <sub>GS</sub> = 4V		300	450	700	mA
t <sub>PHL(SENSE)</sub>	(V <sub>DD</sub> – SENSE) High to GATE Low	$V_{DD}$ – SENSE = 100mV, $C_{GS}$ = 10nF	•		0.5	1	μs
V <sub>GS(POWERBAD)</sub>	Gate-Source Voltage for Power Bad Fault	V <sub>SOURCE</sub> = 2.9V – 15V	•	3.8	4.3	4.7	V
Comparator Inp	uts						
V <sub>ON(TH)</sub>	ON Pin Threshold Voltage	V <sub>ON</sub> Rising	•	1.210	1.235	1.26	V
$\Delta V_{ON(HYST)}$	ON Pin Hysteresis		•	60	128	180	mV
I <sub>ON(IN)</sub>	ON Pin Input Current	V <sub>ON</sub> = 1.2V	•		0	±1	μА
$V_{\overline{EN}(TH)}$	EN Input Threshold	V <sub>EN</sub> = Rising	•	1.215	1.235	1.255	V
$\Delta V_{\overline{EN}(HYST)}$	EN Hysteresis		•	50	128	200	mV
I <sub>EN</sub>	EN Pin Input Current	<u>EN</u> = 3.5V	•		0	±1	μА
V <sub>OV(TH)</sub>	OV Pin Threshold Voltage	V <sub>OV</sub> Rising	•	1.215	1.235	1.255	V
$\Delta V_{OV(HYST)}$	OV Pin Hysteresis		•	10	30	40	mV
I <sub>OV(IN)</sub>	OV Pin Input Current	V <sub>OV</sub> = 1.8V	•		0.2	±1	μА
V <sub>UV(TH)</sub>	UV Pin Threshold Voltage	V <sub>UV</sub> Rising	•	1.215	1.235	1.255	V
$\Delta V_{UV(HYST)}$	UV Pin Hysteresis		•	60	80	100	mV
I <sub>UV(IN)</sub>	UV Pin Input Current	V <sub>UV</sub> = 1.8V	•		0.2	±1	μА
V <sub>UV(RTH)</sub>	UV Pin Reset Threshold Voltage	V <sub>UV</sub> Falling	•	0.33	0.4	0.47	V
$\Delta V_{UV(RHYST)}$	UV Pin Reset Threshold Hysteresis		•	60	125	210	mV
$V_{FB}$	Foldback Pin Power Good Threshold	FB Rising	•	1.215	1.235	1.255	V
$\Delta V_{FB(HYST)}$	FB Pin Power Good Hysteresis		•	3	8	15	mV
I <sub>FB</sub>	Foldback Pin Input Current	FB = 1.8V	•		0.2	±1	μA
V <sub>GPIO1(TH)</sub>	GPIO1 Pin Input Threshold	V <sub>GPI01</sub> Rising	•	0.8	1	1.2	V
V <sub>GPI02(TH)</sub>	GPIO2 Pin Input Threshold	V <sub>GPI02</sub> Rising	•	1	1.6	2	V
V <sub>GPIO3(TH)</sub>	GPIO3 Pin Input Threshold	V <sub>GPIO3</sub> Rising	•	1	1.6	2	V



# **ELECTRICAL CHARACTERISTICS** The ullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . $V_{DD} = 12V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Other Pin Functi	ions						
V <sub>GPIO1(OL)</sub>	GPI01 Pin Output Low Voltage	I <sub>GPI01</sub> = 5mA	•		0.25	0.4	V
V <sub>GPI02(0L)</sub>	GPIO2 Output Low Voltage	I <sub>GPI02</sub> = 3mA	•		0.2	0.4	V
V <sub>GPIO3(OL)</sub>	GPIO3 Output Low Voltage	I <sub>GPIO3</sub> = 1mA	•		0.2	0.4	V
I <sub>GPI01-3(OH)</sub>	GPI01-3 Pin Input Leakage Current	V <sub>GPIO1</sub> = 15V, V <sub>GPIO2-3</sub> = 5V	•		0	±1	μΑ
I <sub>SOURCE</sub>	SOURCE Pin Input Current	SOURCE = 15V	•	40	80	120	μΑ
t <sub>P(GATE)</sub>	Input (ON, OV, UV, EN) to GATE Off Propagation Delay		•		3	5	μs
t <sub>D(GATE)</sub>	Turn-On Delay	ON UV, OV, EN Overcurrent Auto-Retry	•	50 2.5	1 100 5	2 150 7.5	μs ms s
V <sub>TIMERL(TH)</sub>	Timer Low Threshold		•	0.17	0.2	0.23	V
V <sub>TIMERH(TH)</sub>	Timer High Threshold		•	1.2	1.235	1.26	V
I <sub>TIMER(UP)</sub>	TIMER Pin Pull-Up Current		•	-80	-100	-120	μA
I <sub>TIMER(DOWN)</sub>	TIMER Pin Pull-Down Current for OC Auto-Retry		•	1.4	2	2.6	μA
I <sub>TIMER(UP/DOWN)</sub>	TIMER Current Up/Down Ratio		•	40	50	60	
I <sub>SS</sub>	Soft-Start Ramp Pull-Up Current	Ramping Waiting for GATE to Slew	•	-7.5 -0.4	-10 -0.7	−12.5 −1.0	μA μA
ADC			'				
RES	Resolution (No Missing Codes)		•	8			Bits
INL	Integral Nonlinearity	V <sub>DD</sub> – SENSE (Note 5) SOURCE ADIN	•	-2 -1.25 -1.25	0.5 0.2 0.2	2 1.25 1.25	LSB LSB LSB
V <sub>OS</sub>	Offset Error (Note 4)	V <sub>DD</sub> – SENSE SOURCE ADIN	•			±2.0 ±1.0 ±1.0	LSB LSB LSB
TUE	Total Unadjusted Error	V <sub>DD</sub> – SENSE SOURCE ADIN	•			±5.5 ±5.0 ±5.0	LSB LSB LSB
FSE	Full-Scale Error	V <sub>DD</sub> – SENSE SOURCE ADIN	•			±5.5 ±5.0 ±5.0	LSB LSB LSB
$\overline{V_{FS}}$	Full-Scale Voltage (255 • V <sub>LSB</sub> )	V <sub>DD</sub> – SENSE SOURCE ADIN	•	37.625 15.14 1.205	38.45 15.44 1.23	39.275 15.74 1.255	mV V V
R <sub>ADIN</sub>	ADIN Pin Sampling Resistance	V <sub>ADIN</sub> = 1.28V	•	1	2		MΩ
I <sub>ADIN</sub>	ADIN Pin Input Current	V <sub>ADIN</sub> = 1.28V	•		0	±0.1	μΑ
	Conversion Rate				10		Hz
I <sup>2</sup> C Interface							
V <sub>ADR(H)</sub>	ADR0, ADR1, Input High Voltage		•	INTV <sub>CC</sub> -0.8	INTV <sub>CC</sub> -0.4	INTV <sub>CC</sub> -0.2	V
I <sub>ADR(IN,Z)</sub>	ADRO, ADR1, Hi-Z Input Current	ADRO, ADR1= 0.8V ADRO, ADR1= INTV <sub>CC</sub> - 0.8V	•	3		-3	μA μA
V <sub>ADR(L)</sub>	ADR0, ADR1, Input Low Voltage		•	0.2	0.4	0.8	V
I <sub>ADR(IN)</sub>	ADRO, ADR1, Input Current	ADRO, ADR1 = 0V, INTV <sub>CC</sub>	•	-80		80	μA
	1	1					

LINEAD TECHNOLOGY

# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25 \,^{\circ}\text{C}$ . $V_{DD} = 12 \,^{\circ}\text{U}$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>SDA,SCL(TH)</sub>	SDA, SCL Input Threshold		•	1.3	1.7	1.9	V
I <sub>SDA,SCL(OH)</sub>	SDA, SCL Input Current	SCL, SDA = 5V	•			±1	μА
V <sub>SDA(OL)</sub>	SDA Output Low Voltage	I <sub>SDA</sub> = 3mA	•		0.2	0.4	V
I <sup>2</sup> C Interface T	iming	·					
f <sub>SCL(MAX)</sub>	SCL Clock Frequency	Operates with f <sub>SCL</sub> ≤ f <sub>SCL(MAX)</sub>	•	400	1000		kHz
t <sub>BUF(MIN)</sub>	Bus Free Time Between Stop/Start Condition		•		0.12	1.3	μs
t <sub>HD,STA(MIN)</sub>	Hold Time After (Repeated) Start Condition		•		30	600	ns
t <sub>SU,STA(MIN)</sub>	Repeated Start Condition Set-Up Time		•		30	600	ns
t <sub>SU,STO(MIN)</sub>	Stop Condition Set-Up Time		•		140	600	ns
t <sub>HD,DAT(MIN)</sub>	Data Hold Time (Input)		•		30	100	ns
t <sub>HD,DATO</sub>	Data Hold Time (Output)		•	300	500	900	ns
t <sub>SU,DAT(MIN)</sub>	Data Set-Up Time		•		30	600	ns
t <sub>SP</sub>	Suppressed Spike Pulse Width		•	50	110	250	ns
$\overline{C_X}$	SCL, SDA Input Capacitance	SDAI Tied to SDAO (Note 6)	•			10	pF

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** All currents into pins are positive; all voltages are referenced to GND unless otherwise specified.


**Note 3:** An internal clamp limits the GATE pin to a minimum of 5V above SOURCE. Driving this pin to voltages beyond the clamp may damage the device.


**Note 4:** Offset error is the offset voltage measured from 1LSB when the output code flickers between 0000 0000 and 0000 0001.


**Note 5:** Integral nonlinearity is defined as the deviation of a code from a precise analog input voltage. Maximum specifications are limited by the LSB step size and the single shot measurement. Typical specifications are measured from the 1/4, 1/2 and 3/4 areas of the quantization band.

Note 6: Guaranteed by design and not subject to test.

# TYPICAL PERFORMANCE CHARACTERISTICS. $T_A = 25^{\circ}C$ , $V_{DD} = 12V$ unless otherwise noted.














# TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$ , $V_{DD} = 12V$ unless otherwise noted.




























# TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$ , $V_{DD} = 12V$ unless otherwise noted.











## PIN FUNCTIONS

**ADIN:** ADC Input. A voltage between 0V and 1.235V applied to this pin is measured by the onboard ADC. Tie to ground if unused.

**ADRO, ADR1:** Serial Bus Address Inputs. Tying these pins to ground, to the INTV<sub>CC</sub> pin or leaving open configures one of 9 possible addresses. See Table 1 in Applications Information.

**EN:** Enable Input. Ground this pin to indicate a board is present and enable the N-channel MOSFET to turn on. When this pin is high, the MOSFET is not allowed to turn on. An internal 10μA current source pulls up this pin. Transitions on this pin are recorded in the Fault register. A high-to-low transition activates the logic to read the state of the ON pin and clear Faults. See Applications Information.

**Exposed Pad (Pin 25):** Exposed Pad may be left open or connected to device ground.

**FB:** Foldback Current Limit and Power Good Input. A resistive divider from the output is tied to this pin. When the voltage at this pin drops below 1.235V, power is not considered good. The power bad condition may result in the GPIO1 pin pulling low or going high impedance depending on the configuration of control register bits A6 and A7. Also a power bad fault is logged in this condition if the LTC4215-1/LTC4215-3 have finished the start-up cycle and the GATE pin is high (See Applications Information). The start-up current limit folds back from a 25mV sense voltage to 10mV as the FB pin voltage drops from 1.3V to 0V. Foldback is not active once the part leaves start-up and the current limit is increased to 75mV.

**GATE:** Gate Drive for External N-channel MOSFET. An internal  $20\mu A$  current source charges the gate of the MOSFET. No compensation capacitor is required on the GATE pin, but a resistor and capacitor network from this pin to ground may be used to set the turn-on output voltage slew rate (See Applications Information). During turn-off there is a 1mA pull-down current. During a short circuit or undervoltage lockout ( $V_{DD}$  or INTV<sub>CC</sub>), a 450mA pull-down current source between GATE and SOURCE is activated.

**GND:** Device Ground.

**GPI01:** General Purpose Input/Output and Signals Power Good/Bad. Open drain logic output that is pulled to ground if bit B6 is reset. Status register bit C6 indicates if GPI01 is high or low. High impedance output (high) by default. GPI01 may also be configured to indicate power-good or power-bad as detected by the FB pin in status bit C3. See applications information. Tie to ground if unused. Configure according to Table 2 and 3.

**GPIO2:** General Purpose Input/Output and Fault Alert Output. Open drain logic output that is pulled to ground when bit D6 is set. Status register bit C5 indicates if GPIO2 is high or low. GPIO2 may be configured as an output that is pulled to ground when a fault occurs to alert the host controller. A fault alert is enabled by the ALERT register. GPIO2 is configured as a general purpose output (high) with all alerts disabled by default. See Applications Information. Tie to ground if unused. Configure according to Tables 3 and 5.

**GPIO3:** General Purpose Input/Output. Open drain logic output that is pulled to ground when bit D7 is set. Status register bit C2 indicates if GPIO3 is high or low. GPIO3 is configured as output low by default. See Applications Information. Tie to ground if unused. Configure according to Table 5.

**INTV**<sub>CC</sub>: Low Voltage Supply Decoupling Output. Connect a  $0.1\mu F$  capacitor from this pin to ground.

**ON:** On Control Input. A rising edge turns on the external N-channel MOSFET and a falling edge turns it off. This pin also configures the state of the FET On bit in the control register (and hence the external MOSFET) at power up. For example, if the ON pin is tied high, then the FET On bit (A3 in Table 2) goes high 100ms after power-up. Likewise if the ON pin is tied low then the part remains off after power-up until the FET On bit is set high using the I<sup>2</sup>C bus. A high-to-low transition on this pin clears the fault register.

LINEAR TECHNOLOGY

## PIN FUNCTIONS

**OV:** Overvoltage Comparator Input. Connect this pin to an external resistive divider from V<sub>DD</sub>. If the voltage at this pin rises above 1.235V, an overvoltage fault is detected and the GATE turns off. Tie to GND if unused.

**SCL:** Serial Bus Clock Input. Data at the SDA pin is shifted in or out on rising edges of SCL. This is a high impedance pin that is generally driven by an open-collector output from a master controller. An external pull-up resistor or current source is required.

**SDAO:** Serial Bus Data Output. Open-drain output for sending data back to the master controller or acknowledging a write operation. Normally tied to SDAI to form the SDA line. An external pull-up resistor or current source is required.

**SDAI:** Serial Bus Data Input. A high impedance input for shifting in address, command or data bits. Normally tied to SDAO to form the SDA line.

**SENSE**<sup>+</sup>: Positive Current Sense Input. Connect this pin to the input of the current sense resistor. Must be connected to the same trace as  $V_{DD}$ .

**SENSE**<sup>-</sup>: Negative Current Sense Input. Connect this pin to the output of the current sense resistor. This pin provides sense voltage feedback and monitoring for the current limit, circuit breaker and ADC.

**SOURCE:** N-channel MOSFET Source and ADC Input. Connect this pin to the source of the external N-channel MOSFET switch for gate drive return. This pin also serves as the ADC input to monitor output voltage. The pin provides a return for the gate pull-down circuit.

**SS:** Soft Start Input. Sets the inrush current slew rate at start-up. Connect a 68nF capacitor to provide 5mV/ms as the slew rate for the sense voltage in start-up. This corresponds to 1A/ms with a  $5m\Omega$  sense resistor. Note that a large soft-start capacitor and a small TIMER capacitor may result in a condition where the timer expires before the inrush current has started. Allow an additional 10nF of timer capacitance per 1nF of soft-start capacitor to ensure proper start-up. Use 1nF minimum to ensure an accurate inrush current.


**TIMER:** Start-Up Timer Input. Connect a capacitor between this pin and ground to set a 12.3ms/ $\mu$ F duration for start-up, after which an overcurrent fault is logged if the inrush is still current limited. The duration of the off time is 600ms/ $\mu$ F when overcurrent auto retry is enabled, resulting in a 1:50 duty cycle. An internal timer provides a 100ms start-up time and 5 seconds auto-retry time if this pin is tied to INTV<sub>CC</sub>. Allow an additional 10nF of timer capacitance per 1nF of soft-start (SS) capacitor to ensure proper start-up. The minimum value for the TIMER capacitor is 10nF.

**UV:** Undervoltage Comparator Input. Connect this pin to an external resistive divider from  $V_{DD}$ . If the voltage at this pin falls below 1.155V, an undervoltage fault is detected and the GATE turns off. Pulling this pin below 0.4V resets all faults and allows the GATE to turn back on. Tie to INTV<sub>CC</sub> if unused.


**V<sub>DD</sub>:** Supply Voltage Input. This pin has an undervoltage lockout threshold of 2.84V and overvoltage lockout threshold of 15.6V



## **FUNCTIONAL DIAGRAM**



## **TIMING DIAGRAM**





## **OPERATION**

The LTC4215-1/LTC4215-3 are designed to turn a board's supply voltage on and off in a controlled manner, allowing the board to be safely inserted or removed from a live backplane. During normal operation, the charge pump and gate driver turn on an external N-channel MOSFET's gate to pass power to the load. The gate driver uses a charge pump that derives its power from the  $V_{DD}$  pin. Also included in the gate driver is an internal 6.5V GATE-to-SOURCE clamp. During start-up the inrush current is tightly controlled by using current limit foldback, soft start dl/dt limiting and output dV/dt limiting.

The current sense (CS) amplifier monitors the load current using the difference between the SENSE<sup>+</sup> and SENSE<sup>-</sup> pin voltages. The CS amplifier limits the current in the load by pulling back on the GATE-to-SOURCE voltage in an active control loop when the sense voltage exceeds the commanded value. The CS amplifier requires 20µA input bias current from both the SENSE<sup>+</sup> and the SENSE<sup>-</sup> pins.

A short circuit on the output to ground results in excessive power dissipation during active current limiting. To limit this power, the CS amplifier regulates the voltage between the SENSE<sup>+</sup> and SENSE<sup>-</sup> pins at 75mV.

If an overcurrent condition persists, the internal circuit breaker (CB) registers a fault when the sense voltage exceeds 25mV for more than 20 $\mu$ s in the case of the LTC4215-1 or 420 $\mu$ s in the case of the LTC4215-3. This indicates to the logic that it is time to turn off the GATE to prevent overheating. At this point the start-up TIMER capacitor voltage ramps down using the 2 $\mu$ A current source until the voltage drops below 0.2V (comparator TM1) which tells the logic that the pass transistor has cooled and it is safe to turn it on again if overcurrent auto-retry is enabled. If the TIMER pin is tied to INTV<sub>CC</sub>, the cool-down time defaults to 5 seconds on an internal system timer in the logic.

The output voltage is monitored using the FB pin and the Power Good (PG) comparator to determine if the power is available for the load. The power good condition can be

signaled by the GPIO1 pin using an open-drain pull-down transistor. The GPIO1 pin may also be configured to signal power bad, or as a general purpose input (GP comparator), or a general purpose open drain output.

GPIO2 and GPIO3 may also be configured as a general purpose inputs or general purpose open drain outputs. GPIO2 may also be configured to generate interrupts when faults occur.

The Functional Diagram shows the monitoring blocks of the LTC4215-1/LTC4215-3. The group of comparators on the left side includes the undervoltage (UV), overvoltage (OV), reset (RST), enable ( $\overline{\text{EN}}$ ) and (ON) comparators. These comparators determine if the external conditions are valid prior to turning on the GATE. But first the two undervoltage lockout circuits, UVLO1 and UVLO2, validate the input supply and the internally generated 3.1V supply, INTV<sub>CC</sub>. UVLO2 also generates the power-up initialization to the logic circuits as INTV<sub>CC</sub> crosses this rising threshold. If the fixed internal overvoltage comparator, OV2, detects that V<sub>DD</sub> is greater than 15.6V, the part immediately generates an overvoltage fault and turns the GATE off.

Included in the LTC4215-1/LTC4215-3 is an 8-bit A/D converter. The converter has a 3-input multiplexer to select between the ADIN pin, the SOURCE pin and the  $V_{DD}$  – SENSE voltage.

An I<sup>2</sup>C interface is provided to read the A/D registers. It also allows the host to poll the device and determine if faults have occurred. If the GPIO2 line is configured as an ALERT interrupt, the host is enabled to respond to faults in real time. The typical SDA line is divided into an SDAI (input) and SDAO (output). This simplifies applications using an optoisolator driven directly from the SDAO output. An application which uses optoisolation is shown in the Typical Applications section. The I<sup>2</sup>C device address is decoded using the ADRO and ADR1 pins. These inputs have three states each that decode into a total of 9 device addresses.



A typical LTC4215-1/LTC4215-3 application is in a high availability system in which a positive voltage supply is distributed to power individual cards. The device measures card voltages and currents and records past and present fault conditions. The system queries each LTC4215-1/LTC4215-3 over the I<sup>2</sup>C periodically and reads status and measurement information.

A basic LTC4215-1/LTC4215-3 application circuit is shown in Figure 1. The following sections cover turn-on, turn-off and various faults that the LTC4215-1/LTC4215-3 detect and act upon. External component selection is discussed in detail in the Design Example section.

#### Turn-On Sequence

The power supply on a board is controlled by using an external N-channel pass transistor (Q1) placed in the power path. Note that resistor  $R_S$  provides current detection. Resistors R1, R2 and R3 define undervoltage and overvoltage levels. R5 prevents high frequency oscillations in Q1, and R6 and C1 form an optional network that may be used to provide an output dV/dt limited start-up.

Several conditions must be present before the external MOSFET turns on. First the external supply,  $V_{DD}$ , must exceed its 2.84V undervoltage lockout levels. Next the internally generated supply, INTV<sub>CC</sub>, must cross its 2.64V undervoltage threshold. This generates a 60µs to 120µs power-on-reset pulse. During reset the fault registers are cleared and the control registers are set or cleared as described in the register section.

After a power-on-reset pulse, the LTC4215-1/LTC4215-3 go through the following turn-on sequence. First the UV and OV comparators indicate that input power is within the acceptable range, which is indicated by bits CO-C1 in Table 4. Second, the  $\overline{\text{EN}}$  pin is externally pulled low. Finally, all of these conditions must be satisfied for the duration of 100ms to ensure that any contact bounce during insertion has ended.

When these initial conditions are satisfied, the ON pin is checked and its state written to bit A3 in Table 2. If it is high, the external MOSFET is turned on. If the ON pin is low, the external MOSFET is turned on when the ON pin is brought high or if a serial bus turn-on command is sent by setting bit A3.




Figure 1. Typical Application

LINEAR TECHNOLOGY

The MOSFET is turned on by charging up the GATE with a  $20\mu A$  current source. When the GATE voltage reaches the MOSFET threshold voltage, the MOSFET begins to turn on and the SOURCE voltage then follows the GATE voltage as it increases.

When the MOSFET is turning on, it ramps inrush current up linearly at a dI/dt rate selected by capacitor  $C_{SS}$ . Once the inrush current reaches the limit set by the FB pin, the dI/dt ramp stops and the inrush current follows the fold-back profile as shown in Figure 2. The TIMER capacitor integrates at  $100\mu\text{A}$  during start-up and once it reaches its threshold of 1.235V, the part checks to see if it is in current limit, which indicates that it has started up into a short-circuit condition. If this is the case, the overcurrent fault bit, D2 in Table 5, is set and the part turns off. If the part is not in current limit, the 25mV circuit breaker is armed and the current limit is switched to 75mV. Alternately an internal 100ms start-up timer may be selected by tying the TIMER pin to INTV<sub>CC</sub>.

As the SOURCE voltage rises, the FB pin follows as set by R7 and R8. Once FB crosses its 1.235V threshold, and the start-up timer has expired, the GPIO1 pin, if configured to indicate power-good, ceases to pull low and indicates that power is now good. Alternately bit C3 can be read to check power-good status, where a zero indicates that power is good.

If R6 and C1 are employed for a constant current during start-up, which produces a constant dV/dt at the output, a  $20\mu A$  pull-up current from the gate pin slews the gate upwards and the part is not in current limit. The start-up TIMER may expire in this condition and an overcurrent (OC) fault is not generated even though start-up has not completed. Either the sense voltage increases to the 25mV CB threshold and generates an OC fault, or the FB pin voltage crosses its 1.235V power good threshold and is indicated in bit C3 as well as the GPIO1 pin if GPIO1 is configured to do so.

#### **GATE Pin Voltage**

A curve of GATE-to-SOURCE drive vs  $V_{DD}$  is shown in the Typical Performance Characteristics. At minimum input supply voltage of 2.9V, the minimum GATE-to-SOURCE drive voltage is 4.7V. The GATE-to-SOURCE voltage is clamped below 6.5V to protect the gates of logic level N-channel MOSFETs.

### **Turn-Off Sequence**

The GATE is turned off by a variety of conditions. A normal turn-off is initiated by the ON pin going low or a serial bus turn-off command. Additionally, several fault conditions turn off the GATE. These include an input overvoltage




Figure 2. Power-Up Waveforms



(OV pin), input undervoltage (UV pin), overcurrent circuit breaker (SENSE<sup>-</sup> pin), or EN transitioning high. Writing a logic one into the UV, OV or OC fault bits (D0-D2 in Table 5) also latches off the GATE if their auto-retry bits are set to false.

Normally the MOSFET is turned off with a 1mA current pulling down the GATE pin to ground. With the MOSFET turned off, the SOURCE and FB voltages drop as CL discharges. When the FB voltage crosses below its threshold, GPIO1 may be configured to pull low to indicate that the output power is no longer good.

If the  $V_{DD}$  pin falls below 2.74V for greater than 2µs or INTV<sub>CC</sub> drops below 2.60V for greater than 1µs, a fast shut down of the MOSFET is initiated. The GATE pin is pulled down with a 450mA current to the SOURCE pin.

#### **Overcurrent Fault**

The LTC4215-1/LTC4215-3 feature an adjustable current limit that protects against short circuits or excessive load current. An overcurrent fault occurs when the circuit breaker 25mV threshold has been exceeded for longer than the 20 $\mu$ s (LTC4215-1) or 420 $\mu$ s (LTC4215-3) time-out delay. Current limiting begins immediately when the current sense voltage between the V<sub>DD</sub> and SENSE pins reaches 75mV.




Figure 3. Short-Circuit Waveforms

The GATE pin is then brought down and regulated in order to limit the current sense voltage to 75mV. When the 20 $\mu$ s (LTC4215-1) or 420 $\mu$ s (LTC4215-3) circuit breaker time out has expired, the external MOSFET is turned off and the overcurrent fault bit D2 is set.

After the MOSFET is turned off, the TIMER capacitor begins discharging with a  $2\mu A$  pull-down current. When the TIMER pin reaches its 0.2V threshold the MOSFET is allowed to turn on again if the overcurrent fault has been cleared. However, if the overcurrent auto-retry bit, A2 has been set then the MOSFET turns on again automatically without resetting the overcurrent fault. Use a minimum value of 10nF for  $C_T$ . If the TIMER pin is bypassed by tying it to INTV<sub>CC</sub>, the part is allowed to turn on again after an internal 5 second timer has expired, in the same manner as the TIMER pin passing its 0.2V threshold.

#### **Overvoltage Fault**

An overvoltage fault occurs when either the OV pin rises above its 1.235V threshold, or the  $V_{DD}$  pin rises above its 15.6V threshold, for more than  $2\mu$ s. This shuts off the GATE with a 1mA current to ground and sets the overvoltage present bit C0 and the overvoltage fault bit D0. If the pin subsequently falls back below the threshold for 100ms, the GATE is allowed to turn on again unless overvoltage auto-retry has been disabled by clearing bit A0.

#### **Undervoltage Fault**

An undervoltage fault occurs when the UV pin falls below its 1.235V threshold for more than  $2\mu s$ . This turns off the GATE with a 1mA current to ground and sets undervoltage present bit C1 and undervoltage fault bit D1. If the UV pin subsequently rises above the threshold for 100ms, the GATE is turned on again unless undervoltage auto-retry has been disabled by clearing bit A1. When power is applied to the device, if UV is below its 1.235V threshold after INTV<sub>CC</sub> crosses its 2.64V undervoltage lockout threshold, an undervoltage fault is logged in the fault register.

LINEAR

#### **Board Present Change of State**

Whenever the  $\overline{EN}$  pin toggles, bit D4 is set to indicate a change of state. When the  $\overline{EN}$  pin goes high, indicating board removal, the GATE turns off immediately (with a 1mA current to ground) and clears the board present bit, C4. If the  $\overline{EN}$  pin is pulled low, indicating a board insertion, all fault bits except D4 are cleared and enable bit, C4, is set. If the  $\overline{EN}$  pin remains low for 100ms the state of the ON pin is captured in 'FET On' control bit A3. This turns the switch on if the ON pin is tied high. There is an internal  $10\mu A$  pull-up current source on the  $\overline{EN}$  pin.

If the system shuts down due to a fault, it may be desirable to restart the system simply by removing and reinserting a load card. In cases where the LTC4215-1/LTC4215-3 and the switch reside on a backplane or midplane and the load resides on a plug-in card, the  $\overline{\text{EN}}$  pin detects when the plug-in card is removed. Figure 4 shows an example where the  $\overline{\text{EN}}$  pin is used to detect insertion. Once the plug-in card is reinserted the fault register is cleared (except for D4). After 100ms the state of the ON pin is latched into bit A3 of the control register. At this point the system starts up again.

If a connection sense on the plug-in card is driving the  $\overline{\text{EN}}$  pin, insertion or removal of the card may cause the pin voltage to bounce. This results in clearing the fault register




Figure 4. Plug-In Card Insertion/Removal

when the card is removed. The pin may be debounced using a filter capacitor,  $C_{\overline{EN}}$ , on the  $\overline{EN}$  pin as shown in Figure 4. The filter time is given by:

 $t_{\text{FILTER}} = C_{\overline{\text{FN}}} \cdot 123 \text{ [ms/µF]}$ 

#### **FET Short Fault**

A FET short fault is reported if the data converter measures a current sense voltage greater than or equal to 1.6mV while the GATE is turned off. This condition sets FET short fault bit D5.

#### **Power Bad Fault**

A power bad fault is reported if the FB pin voltage drops below its 1.235V threshold for more than 2µs when the GATE is high. This pulls the GPIO1 pin low immediately when configured as power-good, and sets power-bad present bit, C3, and power bad fault bit D3. A circuit prevents power-bad faults if the GATE-to-SOURCE voltage is low, eliminating false power-bad faults during power-up or power-down. If the FB pin voltage subsequently rises back above the threshold, a power-good configured GPIO1 pin returns to a high impedance state and bit C3 is reset.

#### **Fault Alerts**

When any of the fault bits in FAULT register D are set, an optional bus alert is generated if the appropriate bit in the ALERT register B has been set. This allows only selected faults to generate alerts. At power-up the default state is to not alert on faults and the GPIO2 pin is high. If an alert is enabled, the corresponding fault causes the GPIO2 pin to pull low. After the bus master controller broadcasts the Alert Response Address, the LTC4215-1/LTC4215-3 respond with their addresses on the SDA line and releases GPIO2 as shown in Table 6. If there is a collision between two LTC4215-1/LTC4215-3s responding with their addresses simultaneously, then the device with the lower address wins arbitration and responds first. The GPIO2 line is also released if the device is addressed by the bus master if GPIO2 is pulled low due to an alert.



Once the GPIO2 signal has been released for one fault, it is not pulled low again until the FAULT register indicates a different fault has occurred or the original fault is cleared and it occurs again. Note that this means repeated or continuing faults do not generate alerts until the associated FAULT register bit has been cleared.

The GPIO2 pin may also be used as a general purpose output by setting or resetting bit D6. When D6 is set, GPIO2 will pull low, and when D6 is reset (default) GPIO2 will be high or pulled low due to an alert. The LTC4215-1/LTC4215-3 will not respond to the alert response address if the GPIO2 pin is being pulled low due to bit D6 being set. See Figure 12 for a schematic detailing the behavior of the GPIO2 pin.

## **Resetting Faults**

Faults are reset with any of the following conditions. First, a serial bus command writing zeros to the FAULT register D bits 0-5 clears the associated faults. Second, FAULT register bits 0-5 are cleared when the switch is turned off by the ON pin or bit A3 going from high to low, if the UV pin is brought below its 0.4V reset threshold for 2 $\mu$ s, or if INTV<sub>CC</sub> falls below its 2.64V undervoltage lockout threshold. Finally, when EN is brought from high to low, only FAULT bits D0-D3 and D5 are cleared, and bit D4, which indicates a EN change of state, is set. Note that faults that are still present, as indicated in STATUS Register C, cannot be cleared.

The FAULT register is not cleared when auto-retrying. When auto-retry is disabled the existence of a D0, D1 or D2 fault keeps the switch off. As soon as the fault is cleared, the switch turns on. If auto-retry is enabled, then a high value in C0 or C1 holds the switch off and the fault register is ignored. Subsequently, when bits C0 and C1 are cleared by removal of the fault condition, the switch is allowed to turn on again. The LTC4215-1/LTC4215-3 will set bit D2 and turn off in the event of an overcurrent fault, preventing it from remaining in an overcurrent condition. If configured to auto-retry, the LTC4215-1/LTC4215-3 will continually attempt to restart after cool-down cycles until it succeeds in starting up without generating an overcurrent fault.

#### **Data Converter**

The LTC4215-1/LTC4215-3 incorporate an 8-bit  $\Delta\Sigma$  A/D converter that continuously monitors three different voltages. The  $\Delta\Sigma$  architecture inherently averages signal noise during the measurement period. The SOURCE pin has a 1/12.5 resistive divider to monitor a full scale voltage of 15.4V with 60mV resolution. The ADIN pin is monitored with a 1.235V full scale and 4.82mV resolution, and the voltage between the V<sub>DD</sub> and SENSE pins is monitored with a 38.6mV full scale and 151µV resolution.

Results from each conversion are stored in registers E (Sense), F (Source) and G (ADIN), as seen in Tables 6-8, and are updated 10 times per second. Setting CONTROL register bit A5 invokes a test mode that halts the data converter so that registers E, F, and G may be written to and read from for software testing.

#### **Configuring the GPIO Pins**

Table 2 describes the possible states of the GPIO1 pin using the control register bits A6 and A7. At power-up, the default state is for the GPIO1 pin to be a general purpose output with output value set by bit B6 (default 1 = GPIO1 Hi-Z). Other applications for the GPIO1 pin are to go high impedance when power is good (FB pin greater than 1.235V), pull down when power is good, and a general purpose input. Digital input information can be read from bit C6 (Table 4).

Table 3 is used to configure the GPIO2 pin as a fault alert output (See Fault Alerts) and also can be used as a general purpose output and a general purpose input. By default the GPIO2 pin is a general purpose output in the high-impedance state as set by bit D6 (default 0 = GPIO2 Hi-Z, Table 5). Digital input information can be read from bit C5 (Table 4).

The GPIO3 pin is a general purpose output/input that defaults to output-low as set by bit D7 (default 1 = GPIO3 pulled low, Table 5). Digital input information can be read from bit C2 (Table 4).

TECHNOLOGY TECHNOLOGY

#### **Current Limit Stability**

For many applications the LTC4215-1/LTC4215-3 current limits will be stable without additional components. However there are certain conditions where additional components may be needed to improve stability. The dominant pole of the current limit circuit is set by the capacitance and resistance at the gate of the external MOSFET, and larger gate capacitance makes the current limit loop more stable. Usually a total of 8nF gate to source capacitance is sufficient for stability and is typically provided by inherent MOSFET C<sub>GS</sub>, however the stability of the loop is degraded by increasing R<sub>SENSE</sub> or by reducing the size of the resistor on a gate RC network if one is used, which may require additional gate to source capacitance. Board level short-circuit testing is highly recommended as board layout can also affect transient performance, for stability testing the worst case condition for current limit stability occurs when the output is shorted to ground after a normal start-up.

There are two possible parasitic oscillations when the MOSFET operates as a source follower when ramping at power-up or during current limiting. The first type of oscillation occurs at high frequencies, typically above 1MHz. This high frequency oscillation is easily damped with R5 as shown in Figure 1. In some applications, one may find that R5 helps in short-circuit transient recovery as well. However, too large of an R5 value will slow down the turn-off time. The recommended R5 range is between  $5\Omega$  and  $500\Omega$ .

The second type of source follower oscillation occurs at frequencies between 200kHz and 800kHz due to load capacitance being between 0.2 $\mu$ F and 9 $\mu$ F, the presence of R5 resistance, the absence of a drain bypass capacitor, a combination of bus wiring inductance and bus supply output impedance. To prevent the second type of oscillation avoid load capacitance below 10 $\mu$ F, alternately connect an external capacitor from the MOSFET gate to ground with a value greater than 1.5nF.

#### **Supply Transients**

The LTC4215-1/LTC4215-3 are designed to ride through supply transients caused by load steps. If there is a shorted load and the parasitic inductance back to the supply is greater than  $0.5\mu H$ , there is a chance that the supply collapses before the active current limit circuit brings down the GATE pin. If this occurs, the undervoltage monitors pull the GATE pin low. The undervoltage lockout circuit has a  $2\mu s$  filter time after  $V_{DD}$  drops below 2.74V. The UV pin reacts in  $2\mu s$  to shut the GATE off, but it is recommended to add a filter capacitor  $C_F$  to prevent unwanted shutdown caused by a transient. Eventually either the UV pin or undervoltage lockout responds to bring the current under control before the supply completely collapses.

#### **Supply Transient Protection**

The LTC4215-1/LTC4215-3 are safe from damage with supply voltages up to 24V. However, spikes above 24V may damage the part. During a short-circuit condition,




Figure 5. Recommended Layout



large changes in current flowing through power supply traces may cause inductive voltage spikes which exceed 24V. To minimize such spikes, the power trace inductance should be minimized by using wider traces or heavier trace plating. Also, a snubber circuit dampens inductive voltage spikes. Build a snubber by using a  $100\Omega$  resistor in series with a  $0.1\mu F$  capacitor between  $V_{DD}$  and GND. A surge suppressor, Z1 in Figure 1, at the input can also prevent damage from voltage surges.

#### **Design Example**

As a design example, take the following specifications:  $V_{IN} = 12V$ ,  $I_{MAX} = 5A$ ,  $I_{INRUSH} = 1A$ ,  $dI/dt_{INRUSH} = 10A/ms$ ,  $C_L = 330 \mu F$ ,  $V_{UV(ON)} = 10.75V$ ,  $V_{OV(OFF)} = 14.0V$ ,  $V_{PWRGD(UP)} = 11.6V$ , and  $I^2C$  ADDRESS = 1001011. This completed design is shown in Figure 1.

Selection of the sense resistor,  $R_S$ , is set by the overcurrent threshold of 25mV:

$$R_S = \frac{25mV}{I_{MAX}} = 0.005\Omega$$

The MOSFET is sized to handle the power dissipation during inrush when output capacitor  $C_L$  is being charged. A method to determine power dissipation during inrush is based on the principle that:

Energy in  $C_L$  = Energy in Q1

This uses:

Energy in 
$$C_L = \frac{1}{2}CV^2 = \frac{1}{2}(0.33\text{mF})(12)^2$$

or 0.024 Joules. Calculate the time it takes to charge up  $C_{\text{OUT}}$ :

$$t_{STARTUP} = C_L \cdot \frac{V_{DD}}{I_{INRUSH}} = 0.33 \text{mF} \cdot \frac{12 \text{V}}{1 \text{A}} = 4 \text{ms}$$

The power dissipated in the MOSFET:

$$P_{DISS} = \frac{\text{Energy in } C_L}{t_{STARTUP}} = 6W$$

The SOA (safe operating area) curves of candidate MOSFETs must be evaluated to ensure that the heat capacity of the package tolerates 6W for 4ms. The SOA curves of the Fairchild FDC653N provide for 2A at 12V (24W) for 10ms, satisfying this requirement. Since the FDC653N has less than 8nF of gate capacitance and we are using a GATE RC network, the short circuit stability of the current limit should be checked and improved by adding a capacitor from GATE to SOURCE if needed.

The inrush current is set to 1A using C1:

C1=C<sub>L</sub> • 
$$\frac{I_{GATE}}{I_{INRUSH}}$$
  
C1=0.33mF •  $\frac{20\mu A}{IA}$  or C1=6.8nF

The inrush dI/dt is set to 10A/ms using  $C_{SS}$ :

$$C_{SS} = \frac{I_{SS}}{dI/dt \left(\frac{A}{s}\right)} \bullet 0.0375 \bullet \frac{1}{R_{SENSE}}$$
$$= \frac{10\mu A}{10000} \bullet 0.0375 \bullet \frac{1}{5m\Omega} = 7.5nF$$

For a start-up time of 4ms with a 2x safety margin we choose:

$$C_{TIMER} = 2 \bullet \frac{t_{STARTUP}}{12.3 ms/\mu F} + C_{SS} \bullet 10$$

$$C_{TIMER} = \frac{8ms}{12.3 ms/\mu F} + 7.5 nF \bullet 10 \cong 0.68 \mu F$$

Note the minimum value of  $C_{\text{TIMER}}$  is 10nF, and each 1nF of soft-start capacitance needs 10nF of TIMER capacitance/time during start-up.

The UV and OV resistor string values can be solved in the following method. First pick R3 based on I<sub>STRING</sub> being

LINEAR TECHNOLOGY

1.235V/R3 at the edge of the OV rising threshold, where  $I_{STRING} > 40 \mu A.$  Then solve the following equations:

$$R2 = \frac{V_{OV(OFF)}}{V_{UV(ON)}} \bullet R3 \bullet \frac{UV_{TH(RISING)}}{OV_{TH(FALLING)}} - R3$$

$$R1 = \frac{V_{UV(0N)} \cdot (R3 + R2)}{UV_{TH(RISING)}} - R3 - R2$$

In our case we choose R3 to be 3.4k to give a resistor string currrent below  $100\mu A$ . Then solving the equations results in R2 = 1.16k and R1 = 34.6k.

The FB divider is solved by picking R8 and solving for R7, choosing 3.57k for R8 we get:

$$R7 = \frac{V_{PWRGD(UP)} \cdot R8}{FB_{TH(RISING)}} - R8$$

Resulting in R7 = 30k.

A  $0.1\mu F$  capacitor,  $C_F$ , is placed on the UV pin to prevent supply glitches from turning off the GATE via UV or OV.

The address is set with the help of Table 1, which indicates binary address 1001011 corresponds to address 4. Address 4 is set by setting ADR1 open and ADR0 high.

Next the value of R5 and R6 are chosen to be the default values  $10\Omega$  and 15k as discussed previously.

In addition a  $0.1\mu F$  ceramic bypass capacitor is placed on the INTV<sub>CC</sub> pin.

## **Layout Considerations**

To achieve accurate current sensing, a Kelvin connection is required. The minimum trace width for 1oz copper

foil is 0.02" per amp to make sure the trace stays at a reasonable temperature. Using 0.03" per amp or wider is recommended. Note that 1oz copper exhibits a sheet resistance of about  $530\mu\Omega$ . Small resistances add up quickly in high current applications. To improve noise immunity, put the resistive dividers to the UV, OV and FB pins close to the device and keep traces to  $V_{DD}$  and GND short. It is also important to put the bypass capacitor for the INTV $_{CC}$  pin, C3, as close as possible between INTV $_{CC}$  and GND. A 0.1 $\mu$ F capacitor from the UV pin (and OV pin through resistor R2) to GND also helps reject supply noise. Figure 4 shows a layout that addresses these issues. Note that a surge suppressor, Z1, is placed between supply and ground using wide traces.

## **Digital Interface**

The LTC4215-1/LTC4215-3 communicate with a bus master using a 2-wire interface compatible with I<sup>2</sup>C Bus and SMBus, an I<sup>2</sup>C extension for low power devices.

The LTC4215-1/LTC4215-3 are read-write slave devices and support SMBus bus Read Byte, Write Byte, Read Word and Write Word commands. The second word in a Read Word command is identical to the first word. The second word in a Write Word command is ignored. Data formats for these commands are shown in Figures 6 to 11.

#### **START and STOP Conditions**

When the bus is idle, both SCL and SDA are high. A bus master signals the beginning of a transmission with a start condition by transitioning SDA from high to low while SCL is high, as shown in Figure 6. When the master has finished communicating with the slave, it issues a STOP condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission.




Figure 6. Data Transfer Over I<sup>2</sup>C or SMBus



## I<sup>2</sup>C Device Addressing

Nine distinct bus addresses are available using two 3-state address pins, ADRO and ADR1. Table 1 shows the correspondence between pin states and addresses. Note that address bits B7 and B6 are internally configured to "10". In addition, the LTC4215-1/LTC4215-3 respond to two special addresses. Address (1011 111) is a mass

write address that writes to all LTC4215-1/LTC4215-3s, regardless of their individual address settings. Mass write can be disabled by setting register bit A4 to zero. Address (0001 100) is the SMBus Alert Response Address. If the LTC4215-1/LTC4215-3 are pulling low on the GPIO2 pin due to an alert, it acknowledges this address by broadcasting its address and releasing the GPIO2 pin.

S	ADDRESS	W	Α	COMMAND	Α	DATA	Α	Р
	1 0 a4:a0	0	0	X X X X X b2:b0	0	b7:b0	0	
	] FROM MAST			IASTER Ā: N R: F W: N S: S	IOT REAI WRI	NOWLED ACKNOV D BIT (H ITE BIT ( RT COND P CONDI	WLI IIGH (LO' DITI	EĎ( H) W) ON )N

Figure 7. LTC4215-1/LTC4215-3 Serial Bus SDA Write Byte Protocol

S	ADDRESS	W	Α	COMMAND	Α	DATA	Α	DATA	Α	Р
	1 0 a4:a0	0	0	X X X X X b2:b0	0	b7:b0	0	XXXXXXXX	0	
									401	

Figure 8. LTC4215-1/LTC4215-3 Serial Bus SDA Write Word Protocol

S	ADDRESS	W	Α	COMMAND	Α	S	ADDRESS	R	Α	DATA	Ā	Р
	1 0 a4:a0	0	0	X X X X X b2:b0	0		1 0 a4:a0	1	0	b7:b0	1	

Figure 9. LTC4215-1/LTC4215-3 Serial Bus SDA Read Byte Protocol

					۰	ADDRESS	п	7	DAIA	М	DAIA	Ā	Г
10	a4:a0	0 0	X X X X X b2:b0	0		1 0 a4:a0	1	0	b7:b0	0	b7:b0	1	

Figure 10. LTC4215-1/LTC4215-3 Serial Bus SDA Read Word Protocol

s	ALERT RESPONSE ADDRESS	R	A	DEVICE Address	Ā	Р			
Г	0001100	1	0	1 0 a4:a0 0	1				
_	00000	÷	Ů		421				

Figure 11. LTC4215-1/LTC4215-3 Serial Bus SDA Alert Response Protocol



#### Acknowledge

The acknowledge signal is used in handshaking between transmitter and receiver to indicate that the last byte of data was received. The transmitter always releases the SDA line during the acknowledge clock pulse. When the slave is the receiver, it pulls down the SDA line so that it remains LOW during this pulse to acknowledge receipt of the data. If the slave fails to acknowledge by leaving SDA high, then the master may abort the transmission by generating a STOP condition. When the master is receiving data from the slave, the master pulls down the SDA line during the clock pulse to indicate receipt of the data. After the last byte has been received the master leaves the SDA line HIGH (not acknowledge) and issues a stop condition to terminate the transmission.

#### Write Protocol

The master begins communication with a START condition followed by the seven bit slave address and the R/W bit set to zero, as shown in Figure 7. The addressed LTC4215-1/LTC4215-3 acknowledge this and then the master sends a command byte which indicates which internal register the master wishes to write. The LTC4215-1/LTC4215-3 acknowledge this and then latch the lower

three bits of the command byte into its internal Register Address pointer. The master then delivers the data byte and the LTC4215-1/LTC4215-3 acknowledge once more and latch the data into its control register. The transmission is ended when the master sends a STOP condition. If the master continues sending a second data byte, as in a Write Word command, the second data byte is acknowledged by the LTC4215-1/LTC4215-3 but ignored, as shown in Figure 8.

#### **Read Protocol**

The master begins a read operation with a START condition followed by the seven bit slave address and the  $R/\overline{W}$  bit set to zero, as shown in Figure 9. The addressed LTC4215-1/LTC4215-3 acknowledge this and then the master sends a command byte which indicates which internal register the master wishes to read. The LTC4215-1/LTC4215-3 acknowledge this and then latch the lower three bits of the command byte into its internal Register Address pointer. The master then sends a repeated START condition followed by the same seven bit address with the  $R/\overline{W}$  bit now set to one. The LTC4215-1/LTC4215-3 acknowledge and send the contents of the requested register. The transmission is ended when the master sends a STOP condition. If the




Figure 12. Control Logic for GPIO2 Pin



master acknowledges the transmitted data byte, as in a Read Word command, Figure 10, the LTC4215-1/LTC4215-3 repeat the requested register as the second data byte.

#### Alert Response Protocol

When any of the fault bits in FAULT register D are set, an optional bus alert is generated if the appropriate bit in the ALERT register B is also set. If an alert is enabled, the corresponding fault causes the GPIO2 pin to pull low. After the bus master controller broadcasts the Alert Response

Address, the LTC4215-1/LTC4215-3 respond with their address on the SDA line and then release GPIO2 as shown in Figure 11. The GPIO2 line is also released if the device is addressed by the bus master. The GPIO2 signal is not pulled low again until the FAULT register indicates a different fault has occurred or the original fault is cleared and it occurs again. Note that this means repeated or continuing faults do not generate alerts until the associated FAULT register bit has been cleared.

Table 1. LTC4215-1/LTC4215-3 Device Addressing

DESCRIPTION*	DEVICE Address				LTC4215-1/LTC4215-3 ADDRESS PINS						
	h	7	6	5	4	3	2	1	0	ADR1	ADR0
Mass Write	BE	1	0	1	1	1	1	1	0	Χ	Х
Alert Response	19	0	0	0	1	1	0	0	1	Х	Х
8	90	1	0	0	1	0	0	0	Х	NC	L
9	92	1	0	0	1	0	0	1	Χ	Н	NC
10	94	1	0	0	1	0	1	0	Х	NC	NC
11	96	1	0	0	1	0	1	1	Х	NC	Н
12	98	1	0	0	1	1	0	0	Х	L	L
13	9A	1	0	0	1	1	0	1	Х	Н	Н
14	9C	1	0	0	1	1	1	0	Х	L	NC
15	9E	1	0	0	1	1	1	1	Х	L	Н
25	B2	1	0	1	1	0	0	1	Х	Н	L

<sup>\*</sup>Subset of LTC4215 addresses

Table 2. CONTROL Register A (00h)—Read/Write

BIT	NAME	OPERATION				
A7:6	GPI01 Configure	FUNCTION	A6	A7	GPIO PIN	]
		Power Good	0	0	GPIO = $\overline{C3}$	-
		Power Good	0	1	GPIO = C3	]
		General Purpose Output (Default)	1	0	GPI0 = B6	
		General Purpose Input	1	1	C6 = GPI01	
						-
5	Test Mode Enable	Enables Test Mode to Disable the ADC; 1 = ADC Disable, 0 = ADC Enable (Default)				
4	Mass Write Enable	Allows Mass Write Addressing; 1 = Mass Write Enabled (Default), 0 = Mass Write Disabled				
3	FET On Control	On Control Bit Latches the State of the ON Pin at the End of the Debounce Delay; 1 = FET On, 0 = FET Off				
2	Overcurrent Auto-Retry	Overcurrent Auto-Retry Bit; 1 = Auto-Retry After Overcurrent, 0 = Latch Off After Overcurrent (Default)				
1	Undervoltage Auto-Retry	Undervoltage Auto-Retry; 1 = Auto-Retry After Undervoltage (Default), 0 = Latch Off After Undervoltage				
0	Overvoltage Auto-Retry	Overvoltage Auto-Retry; 1 = Auto-Retry After Overvoltage (Default), 0 = Latch Off After Overvoltage				

## Table 3. ALERT Register B (01h)—Read/Write

BIT	NAME	OPERATION		
B7	Reserved	Not Used		
B6	GPI01 Output	Output Data Bit to GPIO1 Pin when Configured as Output. Defaults to 1		
B5	FET Short Alert	Enables Alert for FET Short Condition; 1 = Enable Alert, 0 = Disable Alert (Default)		
B4	EN State Change Alert	Enables Alert when EN Changes State; 1 = Enable Alert, 0 Disable Alert (Default)		
B3	Power Bad Alert	Enables Alert when Output Power is Bad; 1 = Enable Alert, 0 Disable Alert (Default)		
B2	Overcurrent Alert	Enables Alert for Overcurrent Condition; 1 = Enable Alert, 0 Disable Alert (Default)		
B1	Undervoltage Alert	Enables Alert for Undervoltage Condition; 1 = Enable Alert, 0 Disable Alert (Default)		
B0	Overvoltage Alert	Enables Alert for Overvoltage Condition; 1 = Enable Alert, 0 Disable Alert (Default)		

#### Table 4. STATUS Register C (02h)—Read

BIT	NAME	OPERATION
C7	FET On	1 = FET On, 0 = FET Off
C6	GPI01 Input	Reports the State of the GPIO1 Pin; 1 = GPIO1 High, 0 = GPIO1 Low
C5	GPI02 Input	Reports the State of the GPIO2 Pin; 1 = GPIO2 High, 0 = GPIO2 Low
C4	ĒN	Indicates if the LTC4215 is Enabled when $\overline{EN}$ is Low; 1 = $\overline{EN}$ Pin Low, 0 = $\overline{EN}$ Pin High
C3	Power Bad	Indicates Power is Bad when FB is Low; 1 = FB Low, 0 = FB High
C2	GPI03 Input	Reports the State of the GPIO3 Pin; 1 = GPIO3 High, 0 = GPIO3 Low
C1	Undervoltage	Indicates Input Undervoltage when UV is Low; 1 = UV Low, 0 = UV High
CO	Overvoltage	Indicates V <sub>DD</sub> or OV Input Overvoltage when OV is High; 1 = OV High, 0 = OV Low

#### Table 5. FAULT Register D (03h)—Read/Write

BIT	NAME	OPERATION		
D7	GPI03 Output	Sets the State of the GPI03 Pin; 1 = GPI03 Pulled Low (Default), 0 = GPI03 High Impedance		
D6	GPI02 Output	Sets the State of the GPIO2 Pin; 1 = GPIO2 Pulled Low, 0 = GPIO2 High Impedance (Default)		
D5	FET Short Fault Occurred	Indicates Potential FET Short was Detected when Measured Current Sense Volage Exceeded 1mV While FET was Off; 1 = FET is Shorted, 0 = FET is Good		
D4	EN Changed State	Indicates That the LTC4215 was Enabled or Disabled when $\overline{EN}$ Changed State; 1 = $\overline{EN}$ Changed State, 0 = $\overline{EN}$ Unchanged		
D3	Power Bad Fault Occurred	Indicates Power was Bad when FB when Low; 1 = FB was Low, 0 = FB was High		
D2	Overcurrent Fault Occurred	Indicates Overcurrent Fault Occured; 1 = Overcurrent Fault Occured, 0 = Not Overcurrent Faults		
D1	Undervoltage Fault Occurred	Indicates Input Undervoltage Fault Occured when UV went Low; 1 = UV was Low, 0 = UV was High		
D0	Overvoltage Fault Occurred	Indicates Input Overvoltage Fault Occured when OV went High; 1 = OV was High, 0 = OV was Low		

#### Table 6. SENSE Register E (04h)—Read/Write

BIT	NAME	OPERATION
E7:0	SENSE Voltage Measurement	Sense Voltage Data, 8-Bit Data with 151µV LSB and 38.45mV Full Scale

#### Table 7. SOURCE Register F (05h)—Read/Write

BIT	NAME	OPERATION
F7:0	SOURCE Voltage Measurement	SOURCE Voltage Data, 8-Bit Data with 60.5mV LSB and 15.44V Full Scale


#### Table 8. ADIN Register G (06h)—Read/Write

BIT	NAME	OPERATION
G7:0	ADIN Voltage Measurement	ADIN Voltage Data, 8-Bit Data with 4.82mV LSB and 1.23V Full Scale

LINEAD


## TYPICAL APPLICATIONS

5V Card Resident Application with Inverting LED Driver and 16.6A Circuit Breaker



## TYPICAL APPLICATIONS


12V Application with High Current Non-Inverting LED Drivers and 8.3A Circuit Breaker




## PACKAGE DESCRIPTION

# UFD Package 24-Lead Plastic QFN (4mm $\times$ 5mm)

(Reference LTC DWG # 05-08-1696 Rev A)





#### NOTE:

- 1. DRAWING PROPOSED TO BE MADE A JEDEC PACKAGE OUTLINE MO-220 VARIATION (WXXX-X).
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION

ON THE TOP AND BOTTOM OF PACKAGE

