

LTC4221

Dual Hot Swap Controller/ Power Sequencer with Dual Speed, Dual Level Fault Protection

- **Allows Safe Board Insertion and Removal from a Live Backplane**
- **Configurable Power Supply Sequencing**
- **Soft-Start with Current Foldback Limits Inrush Current**
- **No External Gate Capacitor Required**
- **Adjustable Dual Level Circuit Breaker Protection**
- Controls Supply Voltages from 1V to 13.5V
- Independent N-Channel MOSFET High Side Drivers
- **EXECTE:** FB Pin Monitors V<sub>OUT</sub> for Overvoltage Protection
- Latch Off or Automatic Retry on Current Fault
- FAULT and PWRGD Outputs
- Narrow 16-Pin SSOP Package

### **APPLICATIONS**

- Electronic Circuit Breaker
- Power Supply Sequencing
- Live Board Insertion and Removal
- Industrial High Side Switch/Circuit Breaker

LT, LTC and LT are registered trademarks of Linear Technology Corporation.<br>Hot Swap is a trademark of Linear Technology Corporation.  $\overline{\mathcal{I}}$ , LTC and LT are registered trademarks of Linear Technology Corporation.

# **FEATURES DESCRIPTIO <sup>U</sup>**

The LTC®4221 is a 2-channel Hot Swap™ controller that allows a board to be safely inserted and removed from a live backplane. Using two independent high side gate drivers to control two external N-channel pass transistors, the output voltages can be ramped up with current foldback to limit the inrush current during the start-up period. No external compensation capacitors are required at the GATE pins. The two channels can be configured to ramp up and down separately or simultaneously for supply voltages ranging from 2.7V to 13.5V and 1V to 13.5V for channels 1 and 2 respectively.

Each channel has two current limit comparators that provide dual level and dual speed overcurrent circuit breaker protection after the start-up period. If any current sense voltage exceeds 100mV for 1μs or 25mV for the timeout delay (set by the  $C_{\text{FII TFR}}$  at the FILTER pin), then the FAULT latch is set and both GATE pins are pulled low.

The FB pins monitor the respective channel output voltages and provide the inputs for the PWRGD comparators

### **TYPICAL APPLICATIO U**



#### **2-Channel Hot Swap Controller**



1

### **ABSOLUTE MAXIMUM RATINGS**





# **PIN CONFIGURATION**



# **ORDER INFORMATION**



Consult LTC Marketing for parts specified with wider operating temperature ranges.

For more information on lead free part marking, go to:<http://www.linear.com/leadfree/>

For more information on tape and reel specifications, go to:<http://www.linear.com/tapeandreel/>

# **ELECTRICAL CHARACTERISTICS** The  $\bullet$  indicates specifications which apply over the full operating

temperature range, otherwise specifications are at  $T_A = 25^\circ \text{C}$ . V<sub>CC1</sub> = 5V, V<sub>CC2</sub> = 3.3V, unless otherwise noted.





#### **ELECTRICAL CHARACTERISTICS**

**The** ● **indicates specifications which apply over the full operating** temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>CC1</sub> = 5V, V<sub>CC2</sub> = 3.3V, unless otherwise noted.



### **ELECTRICAL CHARACTERISTICS**

**The** ● **indicates specifications which apply over the full operating** temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>CC1</sub> = 5V, V<sub>CC2</sub> = 3.3V, unless otherwise noted.



**Note 1:** Absolute Maximum Ratings are those values beyond which the life of the device may be impaired.

**Note 2:** All current into device pins are positive. All voltages are referenced to ground unless otherwise specified.

**Note 3:** An internal zener on each GATE pin clamps the charge pump voltage to a typical maximum operating voltage of 26V. External overdrive of either GATE pin beyond its internal zener voltage may damage the device.

### **TYPICAL PERFORMANCE CHARACTERISTICS**











TEMPERATURE (°C)

25 75

–25 0 50 100 125

4221 G13





Δ**VGATE1 (VGATE1 – VCC1) vs Temperature**



V<sub>CC1</sub> = 2.7V<br>V<sub>CC1</sub> = 5V  $V_{CG1} = 13.5V$ 







–50

IGATE(FSTDN) (mA)

IGATE(FSTDN) (MA)

40

30

20

10

0

50

60

 $V<sub>CC2</sub> = 1V$  $V<sub>GATE</sub> = 3.3V$ 















#### I<sub>TMR(FSTDN)</sub> vs Temperature **V<sub>TMR(H)</sub>** vs Temperature



–50

ITMR(UP1) (μA)

 $-1.8$ 

–1.9

 $-2.0$ 

 $-2.1$ 

–2.2

–1.7

–1.6

 $V<sub>CC2</sub> = 1V$  $V_{TMR} = 0.25V$ 

TEMPERATURE (°C)

25 75

–25 0 50 100 125

4221 G29

 $V_{CC1} = 2.7V$  $--V_{CG1} = 5V$  $V_{\text{CC1}} = 13.5$ V

4221 G26



#### **VTMR(L) vs Temperature**





7



# **PIN FUNCTIONS**

**ON1 (Pin 1):** System/Channel 1 On Input. Both GATE pins are pulled low by internal 100μA pull-downs and the FAULT latch is reset when  $V_{ON1}$  < 0.4V. When 0.425V <  $V_{ON1}$  < 0.821V, the FAULT latch is released from reset. When  $V_{OM1} > 0.851V$ , GATE1 ramps up after an initial timing cycle.

**V<sub>CC1</sub>** (Pin 2): Channel 1 Positive Supply Input. It powers all the internal circuitry.  $V_{CG1}$  can range from 2.7V to 13.5V for normal operation but it must be  $\geq$ V<sub>CC2</sub>. An undervoltage lockout circuit disables both channels whenever the voltage at  $V_{CG1}$  is less than 2.5V.

**SENSE1 (Pin 3):** Channel 1 Current Sense Input. A sense resistor  $R_{SENSE1}$  is placed in the supply path between  $V_{CG1}$ and SENSE1 to sense channel 1 load current. If V<sub>RSENSE1</sub> exceeds 100mV for more than 1μs or 25mV for an adjustable time (set by the  $C_{\text{FII TFR}}$ ), the FAULT latch is set and fast pull-down circuits are triggered to discharge both GATEs low. During the start-up cycle, GATE1 ramp-up is controlled to servo  $V_{RSENSE1} \leq V_{SENSE(ACL)}$ .  $V_{SENSE(ACL)}$ increases from 9mV to  $25$ mV as  $V_{FB1}$  ramps from 0V to 0.5V. To disable the current limit and circuit breaker function for channel 1, tie SENSE1 to  $V_{C}C1$ .



### **PIN FUNCTIONS**

**GATE1 (Pin 4):** Channel 1 Gate Drive. This pin is the high side gate drive of an external N-channel MOSFET. When  $V_{OM1}$  < 0.821V, GATE1 is held low by a 100 $\mu$ A current source. When  $V_{OM1} > 0.851V$ , an initial timing cycle is followed by a start-up cycle when an internal charge pump provides a 9.5μA pull-up to ramp up GATE1 with inrush current limiting. UVLO, overvoltage, overcurrent and externally generated faults override the ON1 pin and pull GATE1 low.

**FB1** (Pin 5):  $V_{\text{OUT1}}$  Feedback Input. FB1 monitors the channel 1 output voltage with an external resistive divider. When  $V_{FB1}$  < 0.617V, the PWRGD1 pin is pulled low. When  $V_{FR1}$   $>$  0.822V, overvoltage is detected, the FAULT latch is set and both GATEs are pulled low. The FB1 pin is also used to control the channel 1 current limit during its start-up cycle.

**PWRGD1 (Pin 6):** Channel 1 Power Good Output. PWRGD1 is pulled low when  $V_{FR1}$  < 0.617V, during the initial timing cycle or when the chip is in UVLO. An external pull-up is required to generate a logic high at the open-drain PWRGD1 pin.

**FAULT (Pin 7):** Fault Status Input/Output. FAULT is a bidirectional pin. As an input, pulsing  $V_{\overline{FAULT}}$  < 0.816V will set the FAULT latch and bring the LTC4221 into the fault state. As an output, FAULT is pulled high by an internal 3.8μA pull-up under normal operating conditions. When an overcurrent fault is detected by a SENSE pin or a overvoltage fault detected by an FB pin, the FAULT latch is set and the LTC4221 goes into the fault state. The FAULT latch is reset by a UVLO or the ON1 pin being driven below 0.4V.

**FILTER (Pin 8):** Overcurrent Fault Timing Filter. The FILTER pin requires an external capacitor to ground to adjust the response time of the two slow comparators. The FILTER pin can be left unconnected for a default slow comparator response time of 15μs.

**TIMER (Pin 9):** Analog System Timer. The TIMER pin requires an external capacitor to ground to generate timing delay cycles during start-up. The LTC4221's initial and start-up timing cycles are controlled by  $C_{\text{TIMER}}$  and the internal current sources connected to the TIMER pin.

**GND (Pin 10):** Ground. Connect to a ground plane for optimum performance.

**PWRGD2 (Pin 11):** Channel 2 Power Good Output. Similar functionality as PWRGD1. Controlled by FB2.

**FB2 (Pin 12):** V<sub>OUT2</sub> Feedback Input. Similar functionality as FB1. Monitors channel 2 output voltage, controls PWRGD2 output and channel 2 start-up current limit.

**GATE2 (Pin 13):** Channel 2 Gate Drive. Similar functionality as GATE1. Controls the gate drive of the channel 2 external N-channel MOSFET. ON2 controls GATE2 in the same manner as ON1 controls GATE1.  $V_{ON1}$  < 0.4V overrides conditions at ON2 and GATE2 is held low by a 100μA current source. UVLO, overvoltage, overcurrent and externally generated faults override conditions at ON1 and ON2, and pull GATE2 low.

**SENSE2 (Pin 14):** Channel 2 Current Sense Input. Similar functionality as SENSE1. Monitors channel 2 load current through  $R_{\text{SENSF}}$  placed in the supply path between  $V_{CC2}$ and SENSE2. To disable the current limit and circuit breaker function for channel 2, tie SENSE2 to  $V_{CC2}$ .

**V<sub>CC2</sub> (Pin 15):** Channel 2 Positive Supply Input. V<sub>CC2</sub> can range from 1V to 13.5V for normal operation but it must be  $\leq$ V<sub>CC1</sub>. An undervoltage lockout circuit disables both channels whenever the voltage at  $V_{CC2}$  is less than 0.8V.

**ON2 (Pin 16):** Channel 2 On Input. GATE2 is pulled to ground by a 100 $\mu$ A current source when  $V_{ON2}$  < 0.821V. When  $V_{ON2} > 0.851V$ , GATE2 ramps up after an initial timing cycle.



# **BLOCK DIAGRAM**





4221fa

10

### **OPERATION**

#### **Hot Circuit Insertion**

When circuit boards are inserted into a live backplane, the supply bypass capacitors can draw huge transient currents from the power bus as they charge. The flow of current may damage the connector pins and glitch the power bus, causing other boards in the system to reset.

The LTC4221 is designed to turn on and off a circuit board's supply voltages in a controlled manner, allowing insertion or removal without glitches or connector damage. The LTC4221 can reside on the backplane or on the removable circuit board for hot insertion applications. It controls the path between the backplane power bus and the daughter board load with an external MOSFET switch. Both inrush control and short-circuit protection are provided by the external MOSFET. Each LTC4221 controls two channels, each with its individual MOSFET for supplies from 1V to 13.5V.

#### **Overview**

The timing diagram in Figure 1 shows some typical waveforms of the LTC4221. The  $V_{CC}$  and GND pins receive power through the longest connector pins and are the first to connect when the board is inserted. During the undervoltage lockout (UVLO) state before time point 1, both GATE pins are held low by internal N-channel MOSFET pull-downs, turning the external MOSFETs off. Once both  $V_{\text{CC}}$  pins are valid at time point 1, the LTC4221 enters into a reset state as ON1 is below its reset threshold. At time point 2, ON1 clears its reset threshold and the device goes from the reset state to an off state. When either ON1 or ON2 clears its off threshold, both GATE pins are < 0.4V and TIMER < 0.4V (time points 3 and 4), the TIMER pin sources 1.9μA and an initial timing cycle starts. Any transition of ON1 and ON2 through their off thresholds will reset the initial timing cycle. At time point 5, TIMER reaches its high threshold and is pulled down by an internal N-channel MOSFET to its low threshold at time point 6. The LTC4221 then checks that FILTER pin voltage is low and FAULT pin voltage is high. If both conditions are met, the electronic circuit breaker is armed. The channel 1 start-up timing cycle starts at time point 6 since ON1 has cleared its off threshold and ON2 has not.

During the start-up cycle, TIMER sources 20μA and GATE1 sources 9.5μA. As GATE1 ramps up, MOSFET1 starts to turn on and current flows through to charge up the load capacitance. As  $V_{\Omega I I T1}$  and FB1 ramp up, the load current is monitored through the external SENSE1 resistor. Between time points 7 and 8, the GATE1 9.5μA pull-up is controlled to servo the voltage across  $R_{SENSF1}$  to be less than the SENSE1 active current limit voltage, which has a component controlled by the FB1 voltage (see Applications Information: Start-Up Cycle with Current Limit). In this way, inrush current is limited and MOSFET1 does not overheat during the start-up cycle. When FB1 clears its undervoltage threshold, PWRGD1 asserts high. At time point 9, TIMER reaches its high threshold and is pulled down by an internal N-channel MOSFET to its low threshold at time point 10. Channel 1's slow comparator is armed at time point 9 and enters a fault monitor mode, bringing the channel 1 start-up cycle to an end.

At time point 10, ON2 voltage is monitored and since ON2 has cleared its off threshold, the start-up timing cycle repeats for channel 2. The inrush current is low and GATE2 ramps up without need for current limiting. Channel 2's slow comparator is armed at time point 11 and enters a fault monitor mode, ending the channel 2 start-up cycle.

Overcurrent faults translate to an increase in either  $V_{RSFNSF}$ . At time point 13,  $V_{RSENSE1} > 25$ mV (slow comparator threshold). The 1.8μA pull-down on the FILTER changes to a 105μA pull-up. When the FILTER pin hits its threshold at time point 14, it triggers a fault state when FAULT is latched low and both GATE pins are pulled low by internal N-channel MOSFETs, turning off the external MOSFETs. As each channel output discharges, its FB pin goes below the undervoltage threshold and the PWRGD pin deasserts. Higher overcurrents when either  $V_{RSFNSF} > 100$ mV (fast comparator threshold) for more than 1μs will trigger the same condition. This fault state can only be cleared by a UVLO at either  $V_{CC}$  pin or a hard reset at the ON1 pin, as at time point 15, when ON1 is pulled below its reset threshold. The LTC4221 then reverts back to its reset state as between time points 1 and 2.



# **OPERATION**







#### **Undervoltage Lockout**

An internal undervoltage lockout (UVLO) occurs if either  $V_{CC}$  supply is too low for normal operation. The LTC4221 is kept in lockout mode in which the internal charge pumps are off, the GATE pins, TIMER are held low by internal N-channel MOSFET pull-downs and the FAULT latch reset, cutting off both channels.  $V_{CCA}$  has a low-to-high UVLO threshold of 2.5V with 110mV hysteresis.  $V_{CC}$  has a lowto-high UVLO threshold of 0.8V with 25mV hysteresis. Both UVLOs have glitch filters that filter out dips that are less than 30μs, allowing for bus supply transients. An additional requirement for normal operation is  $V_{C}C_1 \geq$  $V<sub>CC2</sub>$ .

#### **ON Pin Functions**

The ON1 pin serves as a global reset for the LTC4221. It has an internal reset comparator with a high-to-low threshold of 0.4V, a 25mV hysteresis and a high-to-low glitch filter of 15μs. Pulling ON1 below this threshold will put the LTC4221 into a reset state in which the TIMER is pulled low by an internal N-channel MOSFET pull-down, the GATE pins are pulled low by separate internal 100μA pull-downs and the FAULT latch resets. A low-to-high transition on the ON1 pin past the reset threshold releases the reset on the FAULT latch and both channels go into an off state.

In addition to its global reset function, ON1 also serves as an on/off switch for channel 1. ON2 performs the same role for channel 2. Both pins have an off comparator with a high-to-low threshold of 0.821V and 30mV hysteresis. With these, ON1 and ON2 can be used to force a simultaneous or sequential power-up/power-down of the two channels. A simultaneous power-up and power-down is shown in Figure 2b. Both  $V_{CC}$  pins clear their respective UVLO at time point 1 and both channels enter reset state. When ON1 clears its reset threshold, either ON1 or ON2 clears its off threshold, both GATEs < 0.4V and TIMER < 0.4V (time point 2), an initial timing cycle starts. At time point 4, the initial timing cycle completes and the LTC4221 checks that FILTER is low and FAULT is high. If both conditions are met, it then monitors the voltage of ON1 and ON2. As long as its ON pin has cleared its off threshold, each channel powers up regardless of the state of the other channel. Similarly, if its ON pin goes below its off threshold, each channel pulls its GATE pin down with an internal 100μA pull-down and turns off its external MOSFET regardless of the state of the other channel. As the circuit in Figure 2a has its two ON pins shorted together, a simultaneous power-up is programmed at time points 4 to 5 and a simultaneous power down is programmed between time points 7 and 8. The timing waveforms in Figure 3 show a







**Figure 3. Sequential Power On/Off Timing Waveforms**

sequential power up from time points 4 to 8 and a sequential power-down programmed from time points 9 to 11. To achieve this the circuit requires the functionality of the PWRGD1 pin and will be featured in the next section.

The circuit in Figure 2a sits on a daughter board with staggered pins on its edge connectors. Supply voltage and ground connections are wired to long-edge connector pins while both ON pins are connected to a short-edge connector pin through a resistive divider. Until the connectors are fully mated, ON1 is pulled low and holds both channels in the reset state. When the connectors have properly seated, the ON pins are pulled above 0.851V and an initial timing cycle starts. This cycle is restarted by any transitions on the ON pins across their off thresholds and adds a further delay for the plug-in transients to die off before allowing a start-up cycle. The Typical Application circuit on the first page of this data sheet shows similar

considerations in the design of its PCB edge connectors, and the resistive dividers connected to ON1 and ON2 act as an external UVLO to override the internal one. An RC filter can be added at the ON1 pin to increase the delay time at card insertion to allow bus supply transients to stabilize.

#### **FB and PWRGD Pin Functions**

Each FB pin is used to detect undervoltage and overvoltage in its channel output voltage  $(V_{\text{OUT}})$  through a resistive divider. Each FB pin has an undervoltage comparator with a high-to-low threshold of 0.617V and 3mV hysteresis. The output of this comparator controls the channel's open-drain PWRGD output. During UVLO, both PWRGD pins are pulled low by internal N-channel MOSFET pulldowns. As both channels come out of UVLO, control of PWRGD1 is passed to FB1and control of PWRGD2 to FB2. Each PWRGD pin can be connected to a pull-up resistor to

generate a logic high output to indicate that  $V_{OUT}$  is valid. An internal high-to-low glitch filter helps to prevent negative voltage transients on each FB pin from deasserting its PWRGD. The relationship between glitch filter time and an FB pin transient voltage is shown in Figure 4. Using the functionality of the PWRGD1 pin, the LTC4221 can be configured to do sequential power-up and power-down as shown by the circuit in Figure 5. Referring back to Figure 3, ON2 is held low until  $V_{\text{OUT1}}$  ramps high enough for FB1 to exceed its undervoltage threshold at time point 5 when PWRGD1 ramps up, pulling ON2 high. At time point 7, the control logic sees ON2 exceeding its off threshold and so commences a start-up cycle for channel 2. Similarly, when ON1 is forced low by Q2 at time point 9, GATE1 is pulled low by its 100μA pull-down while ON2 is held high by the





R4 pull-up on PWRGD1. Its is only when channel 1 is powered off and  $V_{\text{OUT}}$  discharges below its undervoltage threshold at time point 10 that PWRGD1's internal N-channel MOSFET pull-down is triggered and ON2 goes low. At time point 11, ON2 trips its off threshold and GATE2 pulls low with a 100μA pull-down, powering off channel 2.

For  $V_{OUT}$  overvoltage detection, each FB pin has an overvoltage comparator with a low-to-high threshold of 0.822V and a low-to-high glitch filter of 18μs. This threshold is designed to be 33% higher than the undervoltage threshold. If either FB pin trips this threshold, the fault latch is set, all GATE pins are pulled low with internal NFET pull-downs and the LTC4221 goes into a fault state.

In the third function, each FB pin is used to control its channel's current limit during its start-up cycle. This will be featured in the Start-Up Cycle with Current Limit section.

#### **GATE Pin Functions**

Each GATE pin controls the gate of its channel's external N-channel MOSFET. Individual internal charge pumps powered by  $V_{CC1}$  guarantee a gate drive of minimum 4.5V and maximum 18V (internally clamped) for GATE1 and GATE2. During UVLO, the internal charge pumps are off and both GATE pins are pulled low by internal N-channel MOSFET pull-downs. Outside UVLO, when ON1 is below its off threshold, the charge pumps are on and GATE1 is held low by an internal 100μA current pull-down. Once



**Figure 5. Using PWRGD1 to Configure Sequential Power-Up/Power-Down**



ON1 clears its off threshold and the initial timing cycle is complete, the GATE1 pin is pulled up by a 9.5μA current source connected to the charge pump output during the channel start-up cycle. GATE1 can be servoed by adjusting the ramp up current to  $< 9.5\mu A$  to control the inrush current to the load during start-up. ON2 controls GATE2 in a similar manner but is overwritten by ON1's global reset function. During an overcurrent fault condition that sets the fault latch, both GATE pins are pulled down by their respective internal N-channel MOSFET pull-downs.

During hot insertion of the PCB, an abrupt application of supply voltage charges the external MOSFET drain/gate capacitance. This can cause an unwanted gate voltage spike. An internal proprietary circuit holds both GATE pins low before the internal circuitry wakes up. This reduces the MOSFET current surges substantially at insertion.

#### **Electronic Circuit Breaker**

The LTC4221 features an electronic circuit breaker function that protects against supply overvoltage, externally generated fault conditions and shorts or excessive load current conditions on any of the supplies. If the circuit breaker trips, both GATE pins are immediately pulled to ground, the external N-channel MOSFETs are quickly turned OFF and FAULT is latched low.

During the normal cycle, a supply overvoltage on channel  $n$ propagates via the  $V_{\text{OUT}}$  resistive dividers to the FBn pin. A supply overvoltage high enough to pull either FB pin above 0.822V for more than 18μs will trip the circuit breaker.

The circuit breaker can also be made to trip by externally forcing the bidirectional FAULT pin below 0.816V. The FAULT pin has 35mV of hysteresis. An internal glitch filter of 15μs filters out noise on the FAULT pin.

The slow comparator of channeln trips the circuit breaker if  $V_{RSENSEn} = (V_{CCn} - V_{SENSEn})$  is greater than its 25mV threshold for more than 15μs. There may be applications where this inherent response time is not long enough, for example, because of excessive supply voltage noise. To adjust the response time of the slow comparator, a capacitor can be connected from the FILTER pin to GND. If this pin is left unused, each slow comparator's delay defaults to 15μs. During normal operation, the FILTER output pin

is held low by an internal 1.8μA pull-down current source. During an overcurrent condition on either channel as shown in Figure 6, the 1.8μA pull-down on the FILTER pin becomes an internal 105 $\mu$ A pull-up and C<sub>FILTER</sub> charges up. Once the FILTER pin voltage ramps past its low-tohigh threshold of 1.24V at time point 2, the electronic circuit breaker trips and the LTC4221 shuts down. The FILTER pin's internal 1.8 $\mu$ A pull-down discharges C<sub>FII TFR</sub> and holds FILTER low. Each slow comparator's response time from an overcurrent fault condition is:

$$
t_{\text{FILTER}} = \frac{1.24 \text{V} \cdot \text{C}_{\text{FILTER}}}{105 \mu \text{A}} + 15 \mu \text{s}
$$
 (1)

Intermittent overloads may exceed the current limit as in Figure 7, but if the duration is sufficiently short, the FILTER pin may not reach the  $V_{FILTER(TH)}$  threshold and the LTC4221 will not shut down. To handle this situation, the FILTER discharges with 1.8 $\mu$ A whenever both V<sub>RSENSE</sub> are below 25mV. Any intermittent overload with an aggregate











duty cycle of more than 1.8% will eventually trip the circuit breaker. Figure 8 shows the circuit breaker response time in seconds normalized to 1μF. The asymmetric charging and discharging of FILTER is a fair gauge of MOSFET heating.



**Figure 8. Circuit Breaker Filter Response for Intermittent Overload**

The fast comparators trip the circuit breaker to protect against fast load overcurrents if  $V<sub>RSENSE</sub>$  is greater than  $V_{SENSE(FC)}$  (100mV) for 1  $\mu$ s. The response time of each fast comparator is fixed at  $1\mu s$  nominal. The timing diagram in Figure 9 illustrates the operation of the LTC4221 when the load current conditions cause  $V_{\text{RSENSF}}$  of channel 1 to exceed 100mV for more than 1μs between time points 7 and 8. Figure 9 also illustrates when the LTC4221's electronic circuit breaker is armed. After the initial timing cycle, it is armed at time point 3. Arming the circuit breaker at time point 3 ensures that the system is protected against an overcurrent condition during the channel start-up cycle. At time point 4, the slow comparators are armed when the internal control loop is disengaged.

#### **Autoretry After a Fault**

Once the LTC4221 circuit breaker is tripped, FAULT is latched low and both GATE pins are pulled to ground. To clear the internal FAULT latch and to restart the LTC4221, its ON1 pin must be pulsed below its reset threshold  $(V_{ON(REST)} = 0.4V)$  for at least 15μs.







The LTC4221 can also be configured to automatically retry after a fault condition. As shown in Figure 10, the FAULT (which has an internal 3.8μA pull-up current source) and both ON pins are connected together. The timing diagram in Figure 11 illustrates a simultaneous start-up sequence where the LTC4221 is powered up into a load overcurrent condition on channel 1. After the slow comparators are

armed at the end of the start-up cycle at time point 4, slow comparator 1 immediately trips and FILTER ramps up. FILTER ramps past its high threshold at time point 6 and trips the circuit breaker. FAULT and both ON pins are pulled low by an internal N-channel MOSFET and overshoots below the 0.4V reset threshold of the ON1 pin. Once ON1 < 0.4V for more than 15μs, the internal fault



**Figure 10. Using FAULT to Configure Autoretry**







latch is cleared and the FAULT pin sources a 3.8μA pull-up current to charge up  $C_{OM1}$ . The typical delay  $t_{OM}$  is :

$$
t_{ON} = (0.851V - 0.4V) \cdot \frac{C_{ON1}}{3.8 \mu A}
$$
 (3)

As shown in the timing diagram of Figure 11, the autoretry circuitry will attempt to restart the LTC4221 with a duty cycle:

$$
Duty Cycle = \frac{(t_{STARTUP} + t_{FILTER}) \cdot 100\%}{t_{ON} + t_{INITIAL} + t_{STARTUP} + t_{FILTER}}
$$
(4)

 $t_{FILTER}$  is defined in Equation 1 and  $t_{ON}$  is defined in Equation 3.  $t_{\text{INITIAL}}$ , the initial timing cycle delay, is given in Equation 9 located in the Initial Timing Cycle section. t<sub>STARTUP</sub>, the start-up cycle delay, is given in Equation 10 and found in the Start-Up Cycle Without Current Limit section. Using the capacitor values as shown in Figure 10, the Autoretry Duty cycle works out to be approximately 6%.

#### **Sense Resistor Consideration**

The fault current level at which the LTC4221's internal electronic circuit breaker trips is determined by sense resistors connected between each channel's  $V_{CC}$  and SENSE pins. For both channels, the slow comparator trip current and the fast comparator trip current are given by equations (5) and (6) respectively.

$$
I_{TRIP(SC)} = \frac{V_{SENSE(SC)}}{R_{SENSE}} = \frac{25mV}{R_{SENSE}} \tag{5}
$$

$$
I_{TRIP(FC)} = \frac{V_{SENSE(FC)}}{R_{SENSE}} = \frac{100 \text{mV}}{R_{SENSE}}
$$
(6)

The power rating of the sense resistor should be rated at the fault current level. Table 1 in the Appendix lists some common sense resistors.

For proper circuit breaker operation, Kelvin-sense PCB connections between the sense resistor and each channel's  $V_{CC}$  and SENSE pins are strongly recommended. The drawing in Figure 12 illustrates the connections between the LTC4221 and the sense resistor. PCB layout should be balanced and symmetrical to minimize wiring errors. In addition, the PCB layout for the sense resistor should



**Figure 12. PCB Connections to the Sense Resistor**

include good thermal management techniques for optimal sense resistor power dissipation.

#### **Calculating Current Limit**

For a selected R<sub>SENSE</sub>, the load current must not exceed  $I_{TRIP(SC)}$ . The minimum  $I_{TRIP(SC)}$  is given by Equation 7:

$$
I_{TRIP(SCMIN)} = \frac{V_{SENSE(SCMIN)}}{R_{SENSE(MAX)}} = \frac{20.5mV}{R_{SENSE(MAX)}}
$$
(7)

where

$$
R_{SENSE(MAX)} = R_{SENSE} \cdot \left(1 + \frac{R_{TOL}}{100}\right)
$$

The maximum  $I_{TRIP(SC)}$  is given by Equation 8:

$$
I_{TRIP(SCMAX)} = \frac{V_{SENSE(SCMAX)}}{R_{SENSE(MIN)}} = \frac{29.5 \text{mV}}{R_{SENSE(MIN)}} \tag{8}
$$

where

$$
R_{SENSE(MIN)} = R_{SENSE} \cdot \left(1 - \frac{R_{TOL}}{100}\right)
$$

If a 7m $\Omega$  sense resistor with  $\pm 1\%$  tolerance is used for current limiting, the nominal slow comparator trip current is 3.57A. From Equations 7 and 8,  $I_{TRIP/SCMIN} = 2.9A$  and  $I_{TRIP(SCMAX)} = 4.26$ A. For proper operation, the minimum  $I_{TRIP(SC)}$  must exceed the circuit maximum operating load current. For reliability purposes, the operation at the maximum trip current must be evaluated carefully. If necessary, two resistors with the same  $R_{TOI}$  can be connected in parallel to yield a nominal R<sub>SENSE</sub> value that fits the circuit requirements.



#### **Timer Function**

The TIMER pin controls the initial cycle and the channel start-up cycles with an external capacitor,  $C_{\text{TIMFR}}$ . There are two comparator thresholds:  $V_{TMR(H)}$  (1.234V) and  $V_{\text{TMR}(L)}$  (0.4V). In addition, the pin has a 1.9 $\mu$ A pull-up current, a 20μA pull-up current and a N-channel MOSFET pull-down.

#### **Initial Timing Cycle**

When the card is being inserted into the bus connector, the long pins mate first which brings up the supplies at time point 1 of Figure 13. The LTC4221 is in reset mode as the ON1 pin is low. Both GATE pins and the TIMER pin are pulled low. At time point 2, the short pin makes contact and both ON pins are pulled high. At this instant, a start-up check requires that both supply voltages be above UVLO, at least one ON pin be above 0.851V, both GATE pins < 0.4V and TIMER < 0.4V. When these four conditions are fulfilled, the initial cycle begins and the TIMER pin is pulled high with 1.9μA. At time point 3, the TIMER reaches  $V_{TMR(H)}$  and is pulled down below  $V_{TMR(L)}$  by the Nchannel MOSFET pull-down, ending the initial cycle at time point 4. The initial cycle delay is:

$$
t_{\text{INITIAL}} = 1.234 \text{V} \cdot \frac{\text{C}_{\text{TIMER}}}{1.9 \mu \text{A}} \tag{9}
$$



**Figure 13. Channel 1 Start-Up Without Current Limit**

At time point 4, the LTC4221 checks whether the FILTER pin is <1.24V and FAULT is > 0.851V. If both conditions are met, a channel start-up cycle commences.

#### **Start-Up Cycle Without Current Limit**

During a channel start-up cycle, the TIMER pin ramps up with a 20μA internal pull-up so the start-up cycle delay is:

$$
t_{\text{STARTUP}} = (1.234\text{V} - 0.4\text{V}) \cdot \frac{\text{C}_{\text{TIMER}}}{20\mu\text{A}} \tag{10}
$$

At the beginning of the start-up timing cycle (time point 4), the LTC4221's electronic circuit breaker is armed and each channel has an internal 9.5μA current source working with an internal charge pump to provide the gate drive to its external pass transistor. At time point 5, GATE1 reaches the external pass transistor threshold and  $V_{\text{OUT1}}$  starts to follow the GATE1 ramp-up. If the inrush current is below current limit, GATE1 ramps at a constant rate of:

$$
\frac{\Delta V_{\text{GATE}}}{\Delta T} = \frac{I_{\text{GATE}}}{C_{\text{GATE}}} \tag{11}
$$

where  $C_{GATE}$  is the total capacitance at the GATE1 pin. The inrush current through  $R_{SENSE1}$  can be divided into two components;  $I_{CI OAD}$  due to the total load capacitance  $C_{\text{LOAD}}$  and  $I_{\text{LOAD}}$  due to the noncapacitive load elements. The load bypass capacitance typically dominates  $C_{L, OAD}$ . For a successful channel start-up without current limit,  $I_{INRUSH}$  < active current limit. Due to the voltage follower configuration, the  $V_{\text{OUT1}}$  ramp rate approximately tracks VGATE1. The inrush current during a start-up cycle without current limit is :

$$
I_{\text{INRUSH}} = \left(C_{\text{LOAD}} \cdot \frac{\Delta V_{\text{OUT}}}{\Delta T}\right) + I_{\text{LOAD}}
$$
\n
$$
I_{\text{INRUSH}} = \left(C_{\text{LOAD}} \cdot \frac{\Delta V_{\text{GATE}}}{\Delta T}\right) + I_{\text{LOAD}} \tag{12}
$$
\n
$$
I_{\text{INRUSH}} = \left(C_{\text{LOAD}} \cdot \frac{I_{\text{GATE}}}{C_{\text{GATE}}}\right) + I_{\text{LOAD}}
$$

4221fa At time point 6,  $V_{\text{OUT1}}$  is approximately  $V_{\text{CC1}}$  but GATE1 ramp-up continues until it reaches a maximum voltage. This maximum voltage is determined either by the charge pump or the internal clamp.



#### **Start-Up Cycle With Current Limit**

During a channel start-up cycle, if the inrush current as according to Equation (12) is large enough to cause a voltage drop greater than the active current limit threshold  $(V_{SENSE(ACL)})$  across the sense resistor, an internal servo loop controls the operation of the 9.5μA current source at the GATE pin to regulate the load current to:

$$
I_{INRUSH} = \frac{V_{SENSE(ACL)}}{R_{SENSE}} \tag{13}
$$

The active current limit threshold for channel  $n$  has a component controlled by the voltage at the FBn pin. When  $FBn = 0V$ ,  $V_{SENSE(ACI)} = 9mV$ . As  $V_{OUITn}$  and  $FBn$  ramp up,  $V_{\text{SENSE(ACL)}}$  increases linearly until FBn reaches 0.5V, where  $V_{\text{SENSE(ACL)}}$  saturates at 25mV. In this fashion, the inrush current is controlled by this "foldback" limiting that tends to keep the power dissipation in the external MOSFET constant during the start-up cycle.

The timing diagram in Figure 14 illustrates the operation of the LTC4221 in a channel start-up cycle with limited inrush



**Figure 14. Channel 2 Start-Up with Current Limit**

current as described by Equation 13. Between time points 5 and 6, the GATE2 pin ramps up with  $I_{GATE} = 9.5 \mu A$ . At time point 6, the inrush current increases enough to trip  $V_{\text{SENSE(ACL)}}(t)$  and an internal servo loop engages, limiting the inrush current to the level as in Equation 13 by decreasing  $I_{GATE}$  (<9.5 $\mu$ A). As a result, the ramp rate of both  $V_{GATF2}$  and  $V_{OUT2}$  decreases and  $V_{SFNSF2}$  increases linearly until it saturates at 25mV at time point 7. At time point 8, the external MOSFET enters triode operation.  $I_{\text{INRUSH}}$  drops as the ramp rate of  $V_{\text{OUT2}}$  falls below that of  $V<sub>GATF2</sub>$  so  $I<sub>GATF</sub>$  reverts back to 9.5 $\mu$ A. At time point 9, the internal servo loop to control  $I_{INRUSH}$  is disengaged and channel 2 slow comparator is armed, ending the channel 2 start-up cycle. So if  $C_{\text{LOAD2}}$  is not fully charged up at this point, I<sub>INRUSH</sub> will be subject to the slow comparator threshold and actions as outlined in the Electronic Circuit Breaker section. For a successful channel start-up, the current limited part of the  $V_{\text{OUT}}$  ramp-up (time points 6 and 8 of Figure 14) must not exceed the sum of start-up cycle delay as given by Equation 10 and the slow comparator response time as given by Equation 1. An example of an unsuccessful start-up is Figure 11 which shows a channel powering up into an overcurrrent at the load.

The fast comparators of both channels are armed at the end of the initial timing cycle at time point 4 of Figure 14. If a short circuit during the start-up cycle overrides the servo loop and causes  $V_{\text{RSFNSF}}$  of either channel to exceed 100mV for more than 1μs, the electronic circuit breaker trips and the LTC4221 enters the fault state.

#### **Frequency Compensation at Start-Up Cycle**

If a channel's external gate input capacitance  $(C_{ISS})$  is greater than 600pF, no external gate capacitor is required at GATE to stabilize the internal current-limiting loop during start-up with current limit. The servo loop that controls the external MOSFET during current limiting has a unitygain frequency of about 105kHz and phase margin of 80° for external MOSFET gate input capacitances to 2.5nF.

#### **Power MOSFET**

4221fa Power MOSFETs can be classified by  $R_{DS(ON)}$  at  $V_{GS}$  gate drive ratings of 10V, 4.5V, 2.5V and 1.8V. Those rated for  $R_{DS(ON)}$  at 10V V<sub>GS</sub> usually have a higher V<sub>GS</sub> absolute maximum rating than those at 4.5V and 2.5V. At low



supply voltages, the LTC4221 can drive any MOSFET rated with 4.5V or 2.5V gate drive. For higher supply voltages up to 13.5V, the LTC4221 can drive any MOSFET rated with a 10V or 4.5V gate drive. The selected MOSFET should fulfill two V<sub>GS</sub> criteria:

- 1. Positive  $V_{GS}$  absolute maximum rating > LTC4221's maximum  $\Delta V_{GATE}$ .
- 2. Negative  $V_{GS}$  absolute maximum rating  $>$  supply voltage. The gate of the MOSFET can discharge faster than  $V_{\text{OUT}}$  when shutting down the MOSFET with a large  $C<sub>1</sub>$   $0AD$ .

If one of the conditions cannot be met, an external zener clamp shown on Figure 15 can be used. The clamp network is connected from each channel's GATE to the  $V_{\text{OUT}}$  pins.  $V_{\text{GS}}$  is clamped in both directions and  $R_{\text{G}}$  limits the current flow into the GATE $n$  pin's internal zener clamp during transient events.

A MOSFET with a V<sub>GS</sub> absolute maximum rating of  $\pm 20$ V meets the two criteria for all the LTC4221 application ranges from 1V to 13.5V. Typically most 10V gate rated MOSFETs have V<sub>GS</sub> absolute maximum ratings of  $\pm$ 20V or greater, so no external  $V_{GS}$  zener clamp is needed. There are 4.5V gate rated MOSFETs with  $V_{GS}$  absolute maximum ratings of  $\pm$ 20V. In addition to the MOSFET gate drive rating and V<sub>GS</sub> absolute maximum rating, other criteria such as  $V_{\text{BDSS}}$ ,  $I_{D(MAX)}$ ,  $R_{DS(ON)}$ ,  $P_D$ ,  $\theta_{JA}$ ,  $T_{J(MAX)}$  and maximum safe operating area (SOA) should also be carefully reviewed.  $V_{\rm BDSS}$  should exceed the maximum supply voltage inclusive of spikes and ringing.  $I_{D(MAX)}$  must exceed the maximum short-circuit current in the channel during a fault



\*USER SELECTED VOLTAGE CLAMP (A LOW BIAS CURRENT ZENER DIODE IS RECOMMENDED) 1N4688 (5V) 1N4692 (7V): LOGIC-LEVEL MOSFET 1N4695 (9V) 1N4702 (15V): STANDARD-LEVEL MOSFET

**Figure 15. Gate Protection Zener Clamp**

condition.  $R_{DS(ON)}$  determines the MOSFET V<sub>DS</sub> which together with  $V_{\text{RSENSE}}$  yields an error in the  $V_{\text{OUT}}$  voltage. For example, at 1V  $V_{CC2}$ ,  $V_{DS}$  +  $V_{RSENSE2}$  = 50mV gives a 5%  $V_{\text{OUT2}}$  error. At higher  $V_{\text{CC}}$  voltages the  $V_{\text{DS}}$  requirement can be relaxed in which case the MOSFET's thermal requirements ( $P_D$ , T<sub>J(MAX)</sub>, SOA) may limit the value of  $R_{DS(ON)}$ .

The power dissipated in the MOSFET is (I<sub>LOAD</sub>)<sup>2</sup> • R<sub>DS(ON)</sub> and this should be less than the maximum power dissipation,  $P_D$ , allowed in that package. Given power dissipation, the MOSFET junction temperature,  $T_J$  can be computed from the operating temperature  $(T_A)$  and the MOSFET package thermal resistance  $(\theta_{JA})$ . The operating T<sub>J</sub> should be less than the  $T_{J(MAX)}$  specification. The  $V_{DS} \cdot I_{LOAD}$ figure must also be well within the manufacturer's recommended safe operating area (SOA) with sufficient margin. These three thermal parameters must not be exceeded for all conditions in a channel including normal mode operation, start-up with or without current limit, fault and autoretry after a fault. To ensure a reliable design, fault tests should be evaluated in the laboratory.

#### **V<sub>CC</sub> Transient Protection**

Good engineering practice calls for bypassing the supply rail of any analog circuit. Bypass capacitors are often placed at the supply connection of every active device, in addition to one or more large value bulk bypass capacitors per supply rail. If power is connected abruptly, the large bypass capacitors slow the rate of rise of the supply voltage and heavily damp any parasitic resonance of lead or PC track inductance working against the supply bypass capacitors.

The opposite is true for LTC4221 Hot Swap circuits mounted on plug-in cards since controlling the surge current to bypass capacitors at plug-in is the primary motivation for the Hot Swap controller. In most cases, there is no supply bypass capacitor present on the powered supply voltage side of the MOSFET switch. Although wire harness, backplane and PCB trace inductances are usually small, these can create large spikes when large currents are suddenly drawn, cut off or limited. Abrupt intervention can prevent subsequent damage caused by a catastrophic fault but it does cause a large supply transient. These ringing transients appear as a fast edge on



the input supply line, exhibiting a peak overshoot to 2.5 times the steady-state value. This peak is followed by a damped sinusoidal response whose duration and period are dependent on the resonant circuit parameters. This can cause detrimental damage to board components unless measures are taken.

The energy stored in the lead/trace inductance is easily controlled with snubbers and/or transient voltage suppressors. Even when ferrite beads are used for electromagnetic interference (EMI) control, the low saturating current of ferrite will not pose a major problem if the transient voltage suppressors with adequate ratings are used. The transient associated with a GATE turn off can be controlled with a snubber and/or transient voltage suppressor. Snubbers such as RC networks are effective especially at low voltage supplies. The choice of RC is usually determined experimentally. The value of the snubber capacitor is usually chosen between 10 to 100 times the MOSFET  $C<sub>0SS</sub>$ . The value of the snubber resistor is typically between  $3\Omega$  to 100 $\Omega$ . When the supply exceeds 7V or EMI beads exist in the wire harness, a transient voltage suppressor and snubber are recommended to clip off large spikes and reduce the ringing. For supply voltages of 6V or below, a snubber network should be sufficient to protect against transient voltages. These protection networks should be mounted very close to each of LTC4221's two supply voltages using short lead lengths to minimize lead inductance. This is shown schematically in the Typical Application on the front page of this data sheet. In many cases, a simple short-circuit test can be performed to determine the need of the transient voltage suppressor. Additional overvoltage protection is provided by the FBn pins.

#### **PCB Layout Considerations**

A recommended layout for the SENSE resistors, the power MOSFETs,  $V_{CC}$  transient protection devices and GATE drive components around the LTC4221 is shown in Figure 16. For proper operation of the LTC4221's electronic circuit breaker, a 4-wire Kelvin connection to each SENSE resistor is used. Also, PCB layout for the external N-channel MOSFETs emphasizes optimal thermal management of MOSFET power dissipation to keep  $\theta_{JA}$  as low as possible. The  $V_{CC}$  transient protection devices are positioned close to the supply pins to reduce lead inductance and thus overshoot voltage.

In Hot Swap applications where load currents can reach 10A or more, PCB track width must be appropriately sized to keep track resistance and temperature rise to a minimum. Consult Appendix A of LTC Application Note 69 for details on sizing and calculating trace resistances as a function of copper thickness.

In the majority of applications, it will be necessary to use plated-through vias to make circuit connections from component layers to power and ground layers internal to the PC board. For 1oz copper foil plating, a good starting point is 1A of DC current per via, making sure the via is properly dimensioned so that solder completely fills any void. For other plating thicknesses, check with your PCB fabrication facility.





Figure 16. Recommended Layout for LTC4221 R<sub>SENSE</sub>, Power MOSFETs and Feedback Networks

# **APPENDIX**

Table 1 lists some current sense resistors that can be used with the circuit breaker. Table 2 lists some power MOSFETs that are available. Table 3 lists the web sites of several

manufacturers. Since this information is subject to change, please verify the part numbers with the manufacturer.



#### **Table 1. Sense Resistor Selection Guide**





#### **APPENDIX**

#### **Table 2. N-Channel Selection Guide**



#### **Table 3. Manufacturers' Web Sites**



### **TYPICAL APPLICATIONS**



#### **Simultaneous Turn-On with Autoretry Function—Individual Current Limits**



### **TYPICAL APPLICATIONS**



**Simultaneous Turn-On with Autoretry Function—Linked Current Limits**

#### **Sequenced Turn-On**





#### **TYPICAL APPLICATIONS**



**Sequenced Up/Down, Channel 1 Up First, Down Last**

#### **U PACKAGE DESCRIPTIO**



**GN Package**

Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.