### LTC4255



Quad Network Power Controller with I<sup>2</sup>C Compatible Interface

- **Controls Four Independent –48V Power Channels**
- **Each Channel has Separate Relay Drivers, ON/OFF Control, Short-Circuit Protection with Current Foldback, Open-Circuit Detection, and Power Good Indication**
- Programmed via  $1^2C^{\text{TM}}$  Compatible Interface
- Five Bit Programmable Digital Address Allows Control of up to 32 LTC4255s (128 Channels)
- Interrupt on FAULT Output can be used to Eliminate Software Polling
- Programmable Current Limit and Open-Circuit Duration Periods
- Programmable Latchoff or Autoretry after Short-Circuit Faults
- Programmable Autoretry Duty Cycle

### **APPLICATIONS**

- IP Phone Systems
- DTF Power Distribution

### **FEATURES DESCRIPTIO <sup>U</sup>**

The LTC® 4255 is a quad –48V network power controller with independent relay drivers and <sup>2</sup>C compatible interface. Each channel can be turned on and off via software control, while providing short-circuit protection, opencircuit detection, and power good indication. The shortcircuit protection includes a current foldback feature to reduce power dissipation in the switch during shorts and start-up.

The serial interface allows up to 128 channels to be controlled with only two digital lines. A FAULT output can be used as an interrupt line to eliminate fault detection by software polling.

External switches and current sense resistors allow easy scaling of current and power dissipation levels and provide the maximum protection against voltage and current spikes.

The LTC4255 is available in the 28-pin SSOP package.

 $\overline{\mathcal{L}}$ , LTC and LT are registered trademarks of Linear Technology Corporation. 2C is a trademark of Philips Electronics N.V.



# **TYPICAL APPLICATION**



1

#### **(Note 1)**



### **ABSOLUTE MAXIMUM RATINGS PACKAGE/ORDER INFORMATION**



Consult LTC Marketing for parts specified with wider operating temperature ranges.

### **ELECTRICAL CHARACTERISTICS The** ● **denotes the specifications which apply over the full operating**

temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>CC</sub> = 12V, V<sub>EE</sub> = –48V, AGND = DGND = 0V (Note 2)





### **ELECTRICAL CHARACTERISTICS The** ● **denotes the specifications which apply over the full operating**

temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>CC</sub> = 12V, V<sub>EE</sub> = –48V, AGND = DGND = 0V



**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

**Note 3:** Guaranteed by design, not subject to test.

**Note 4:** Values referred to V<sub>ILD</sub> and V<sub>IHD</sub>.

**Note 2:** All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.

**Note 5:** A Zener diode clamps the relay drivers at 18V (RELAY 1-4).



## **TYPICAL PERFORMANCE CHARACTERISTICS**



























### **TYPICAL PERFORMANCE CHARACTERISTICS**



















**Relay Driver Output Low Voltage**

TEMPERATURE (°C)

–25 0 25 50 75

100

4255 G17

–50

 $\sum_{\substack{1\\ \sim}}$  0.150

0.140

0.145

0.130

0.135

0.160

0.165

0.155

0.170

**(VOLR) vs Temperature**

 $I<sub>RELAY</sub> = 50<sub>mA</sub>$ 

I<sub>GATE</sub> vs Temperature **ISENSE VERGITS** V<sub>GATE</sub> vs Temperature **ISENSE** vs Temperature



**AD0-4 Pullup Resistors to 5V (R<sub>PU</sub>) vs Temperature**





## **PIN FUNCTIONS**

**FAULT (Pin 1):** Open-Drain FAULT Output. Pulls low when a short-circuit or open circuit fault occurs. The signal can be used to generate a fault condition interrupt to the host controller eliminating the need for continuous software polling.

**SCL (Pin 2):** Serial Interface Clock Input. It requires a resistor or current source that pulls up to a supply that is less than 6V.

**SDA (Pin 3):** Serial Interface Data Input and Output. It requires a resistor or current source that pulls up to a supply that is less than 6V.

**AD0-4 (Pins 4,5,6,7,8):** Serial Interface Address Inputs. Connect to DGND for a low, float or connect to 3.3V or 5V supply for a high.

**RELAY1-4 (Pins 9,10,11,12):** Relay Driver Outputs. Open collector capable of sinking 50mA to within 0.3V of DGND. An internal 18V clamp to DGND will protect the part when the relay is turned off.

**DGND (Pin 13):** Digital Ground. Return for digital logic and relay drivers. Must be within  $\pm 5V$  of AGND.

**V<sub>CC</sub>** (Pin 14): 12V Supply Input. Powers the digital section and relay drivers. Bypass with a 0.1µF capacitor to DGND.

**AGND (Pin 15):** Analog Ground.

**SENSE1-4 (Pins 16,19,23,26):** Current Sense Inputs. Monitors the FET current with a sense resistor placed between SENSE and  $V_{EE}$ . When the voltage across the sense resistor reaches the short-circuit sense voltage, the GATE pin voltage will be lowered to maintain a constant current in the FET. At the same time, the current limit timer will be started. If the short-circuit condition persists for the duration of the current limit timer period, the FET will be turned off. The short-circuit sense voltage is lowered to reduce the FET power dissipation when the voltage at the associated OUT pin is within 18V of AGND.

If the open-circuit enable bit is set and the voltage across the sense resister remains below the open-circuit sense voltage for longer than  $t_{OCF}$ , the open-circuit filter time, then the FET will be turned off.

**GATE1-4 (Pins 17,20,24,27):** Gate Drive Outputs. When the FET is turned on, a 50µA pull-up current source is connected to the pin. The gate voltage is clamped to 13V(typ) above  $V_{FF}$ . During a short-circuit condition, the GATE pin voltage will be driven to a lower voltage to maintain a constant current in the FET.

**OUT1-4 (Pins 18,21,25,28):** Output Voltage Monitor Inputs. A current limit foldback feature limits the power dissipation in the FET by reducing the short-circuit current when the voltage at the OUT pin is between AGND and AGND – 18V. The Power\_OK bit is set when the voltage from OUT to  $V_{FF}$  is less than about 2V.

**V<sub>FF</sub>** (Pin 22):  $-48V$  Supply Input.



### **U U REGISTER DEFI ITIO S**

#### **Register 1: Control Register ( Write Only)**

**A0:** Switch 1 Enable. Logic high turns on Port 1 switch, logic low turns off the Port 1 switch.

**A1:** Switch 2 Enable. Logic high turns on Port 2 switch, logic low turns off Port 2 switch.

**A2:** Switch 3 Enable. Logic high turns on Port 3 switch, logic low turns off Port 3 switch.

**A3:** Switch 4 Enable. Logic high turns on Port 4 switch, logic low turns off Port 4 switch.

**A4:** Relay 1 Enable. Logic high turns on Port 1 relay, logic low turns off Port 1 relay.

**A5:** Relay 2 Enable. Logic high turns on Port 2 relay, logic low turns off Port 2 relay.

**A6:** Relay 3 Enable. Logic high turns on Port 3 relay, logic low turns off Port 3 relay.

**A7:** Relay 4 Enable. Logic high turns on Port 4 relay, logic low turns off Port 4 relay.

The default setting is all bits set low.

### **Register 2: Setup Register (Write Only)**

**B0:** Fault Clear Bit. Logic high clears any fault bits that are set.

**B1:** Autoretry Enable Bit. Logic high enables autoretry following short-circuit faults. Logic low disables autoretry.

**B2:** Open-Circuit Detect Enable Bit. Logic high enables and logic low disables open-circuit fault detection.

**B3:** Retry Duty Cycle Select Bit. Logic high sets the autoretry duty cycle to 6%. Logic low sets the autoretry duty cycle to  $0.83\%$ . When autoretry is not enabled (B1 = low), the switch turn-on after A0 to A3 are set to high will be delayed to enforce the selected retry duty cycle.

**B4:** Current Limit Timer Select Bit 0. The current limit timer select bits configure  $t_{Cl}$ , the time a current limit must be sustained before a short-circuit fault occurs. (See  $t_{Cl}$  in AC Characteristics.)

**B5:** Current Limit Timer Select Bit 1. The current limit timer select bits configure  $t_{Cl}$ , the time a current limit must be sustained before a short-circuit fault occurs. (See  $t_{Cl}$  in AC Characteristics.)

**B6:** Open-Circuit Enable Delay Timer Select Bit 0. The open-circuit enable delay timer select bits configure  $t<sub>QCD</sub>$ , the time following a Power\_OK condition when no opencircuit faults will be generated. (See  $t<sub>QCD</sub>$ , in AC Characteristics.)

**B7:** Open-Circuit Enable Delay Timer Select Bit 1. The open-circuit enable delay timer select bits configure  $t<sub>QCD</sub>$ , the time following a Power\_OK condition when no opencircuit faults will be generated. (See  $t<sub>QCD</sub>$ , in AC Characteristics.)

The default setting is all bits set low.

### **Register 3: Status Register 1 (Read Only)**

**C0:** Power\_OK for Port 1. Logic high indicates switch 1 is on.

**C1:** Power\_OK for Port 2. Logic high indicates switch 2 is on.

**C2:** Power\_OK for Port 3. Logic high indicates switch 3 is on.

**C3:** Power OK for Port 4. Logic high indicates switch 4 is on.

**C4:** Reserved. Logic high.

**C5:** Reserved. Logic low.

- **C6:** Reserved. Logic low.
- **C7:** Reserved. Logic low.



7

### **U U REGISTER DEFI ITIO S**

### **Register 4: Status Register 2 (Read Only)**

**D0:** Current Limit Fault Status for Port 1. Logic high indicates a short-circuit has been detected on Port 1.

**D1:** Current Limit Fault Status for Port 2. Logic high indicates a short-circuit has been detected on Port 2.

**D2:** Current Limit Fault Status for Port 3. Logic high indicates a short-circuit has been detected on Port 3.

**D3:** Current Limit Fault Status for Port 4. Logic high indicates a short-circuit has been detected on Port 4.

**D4:** Open-Circuit Fault Status for Port 1. Logic high indicates an open-circuit has been detected on Port 1.

**D5:** Open-Circuit Fault Status for Port 2. Logic high indicates an open-circuit has been detected on Port 2.

**D6:** Open-Circuit Fault Status for Port 3. Logic high indicates an open-circuit has been detected on Port 3.

**D7:** Open-Circuit Fault Status for Port 4. Logic high indicates an open-circuit has been detected on Port 4.





#### **TIMING DIAGRAMS** SCL **SDA** 0 / 1 \AD4XAD3XAD2XAD1XAD0\R/W ACK/ A7 X A6 X A5 X A4 X A3 X A2 X A1 X A0 \ACK/ B7 X B6 X B5 X B4 X B3 XB2 X B1 X B0 \ ACK START BY ACK BY ACK BY STOP BY MASTER. INTERNAL **MASTER SLAVE** SLAVE DATA LATCHES UPDATEDFRAME 3 FRAME 1 FRAME 2 SERIAL BUS ADDRESS BYTE CONTROL BYTE SETUP BYTE 4255 F05 **Figure 5. Writing to the Control and Setup Registers** SCL SDA 0 / 1 \AD4XAD3XAD2XAD1XAD0\R/W ACK/A7 XA6 XA5 XA4 XA3 XA2 XA1 XA0 \ ACK START BY ACK BY ACK BY STOP BY MASTER. INTERNAL **MASTER** SLAVE SLAVE DATA LATCHES UPDATED FRAME 2 FRAME 1 CONTROL BYTE SERIAL BUS ADDRESS BYTE 4255 F06 **Figure 6. Writing to the Control Register Only** SCL  $\mathbb{R}$ SDA 0 / 1 \AD4XAD3XAD2XAD1XAD0\R/W ACK/ A7 X A6 X A5 X A4 X A3 X A2 X A1 X A0 \ACK/ B7 X B6 X B5 X B4 X B3 XB2 X B1 X B0 \ ACK ACK BY STOP BY MASTER. INTERNAL START BY ACK BY MASTER SLAVE SLAVE DATA LATCHES UPDATED FAULT FRAME 1 FRAME 2 FRAME 3 SERIAL BUS ADDRESS BYTE CONTROL BYTE SETUP BYTE 4255 F07

**Figure 7. Clearing the FAULT Signal**





**Figure 8b. Reading Status Register #1 Only**

STATUS BYTE#1

SERIAL BUS ADDRESS BYTE



4255 F08b

### **Normal Power-Up**

Using channel 1 as an example, a normal power-up cycle begins when the switch 1 enable bit (A0) and relay 1 enable bit (A4) are set high and then latched into the chip by a STOP bit on the serial interface (point A, Figure 9).

The RELAY1 output turns on immediately and energizes an optional relay connecting the AGND and OUT1 pins to the cable. After a fixed delay of approximately 18ms  $(t_{OD})$ , the GATE1 pin will start to pull high (point B). When the threshold voltage of the FET is reached, current will begin flowing in the external FET (point C). The voltage at the OUT1 pin will then fall at a rate determined by the current limit and the output load capacitance. Because the current limit is lower when the OUT1 pin is near AGND due to the foldback circuit, the voltage will fall slowly at first, then get faster. At the same time, the current limit timer will start. The OUT1 voltage must reach its final value and the analog current limit circuit must turn off before the current limit timer expires, or a current limit fault will be detected and the FAULT pin will be pulled low.

When the voltage at OUT1 is within 2V of  $V_{FF}$ , the Power OK (C0) bit will be set (point D) and the open-circuit enable delay timer started. As long as the load current turns on before the open-circuit enable delay timer expires, the FAULT pin will remain in a high impedance state and the current limit fault status bit (D0) and open-circuit fault status bit (D4) bits will remain low, thus completing a normal power-up sequence. The Power\_OK bit will remain high until the switch is turned off by setting the switch enable bit (AO) low or a short-circuit or opencircuit condition turns off the switch.

A normal power-down sequence begins when the switch enable bit (A0) and relay enable bit (A4) are cleared and then latched into the chip by a STOP bit on the serial interface (point E). The RELAY1 pin will go into a high impedance state and the inductive voltage spike from the primary coil will be clamped at about 18V. The relay will typically disengage several milliseconds later. At the same time, the GATE1 pin will be pulled low by a 50µA current source, the FET will turn off, and the Power\_OK bit will be cleared.







### **Power-Up with No Load**

When a channel powers-up with no load, the initial sequence is the same as the normal case. When the  $V_{OUT1}$ voltage is within the power good threshold, the Power\_OK bit is set (point D, Figure 10) and the open-circuit enable delay timer started. The duration of the timer can be programmed via bits B6-B7.

When the open-circuit enable timer expires ( $t_{\Omega CD}$ , point E), the open-circuit detector is enabled if the global opencircuit detect enable bit (B2) has been set. When the voltage across the sense resistor is less than 3mV(typ) for at least 18ms ( $t_{OCF}$ ), the FET will be turned off, and the open-circuit fault status bit (D4) will be set (point E). The FAULT pin will pull low to generate an interrupt to the processor which can then read the status register to determine which channel faulted.

When the fault clear bit (B0) is set during a write cycle via the 2-wire interface (point F), the FAULT pin goes into a high impendance state, the open-circuit fault status bit (D4) is cleared, and the channel is allowed to turn back on if the relay 1 enable (A4) and switch 1 (AO) enable bits are set (point G.)

The channel is always turned off after an open-circuit fault detection and not allowed to automatically restart.



**Figure 10. Power-Up Sequence with No Load on Channel 1**



#### **Power-Up into a Short-Circuit**

When a channel powers-up with a shorted load, the RELAY1 pin will pull low immediately and the GATE1 pin will start to pull high (point B Figure 11) after a turn-on delay  $(t_{OD})$ . When the FET turns on at point C, the current will reach a constant value and the programmable current limit timer  $(t_{Cl})$  will start. The current limit timer is programmed via bits B4 to B5. When the current limit timer expires, the GATE1 and FAULT pins will pull low, the current limit fault status bit (D0) will be set, and the retry timer  $(t_R)$  started (point D).

If the autoretry enable bit (B1) is not set, the channel will remain off until the fault is cleared by setting the fault clear bit (B0) and the channel is turned back on by setting the switch enable bit (A0) and the relay enable bit (A4) (point  $F$ ). If the fault clear bit (B0) is set before the retry timer expires (point E) the channel turn-on will be delayed until the timer expires to enforce the maximum retry duty cycle ( $DC_R$ ). This duty cycle is programmable via bit B3 and sets the maximum ratio of the FET on-time to off-time under a short-circuit condition.



 $DC_R = \frac{t}{t}$ 

**Figure 11. Power-Up Sequence with Shorted Load on Channel 1 with Autoretry Disabled**



If the autoretry enable bit (B1) is set, then the channel will automatically restart after the retry delay timer expires (Figure 12, point E). If the channel successfully powers up after an autoretry, the Power\_OK bit (CO) will be set. However, FAULT will continue to pull down and the shortcircuit bit (DO) will remain high until the fault is cleared by setting the FAULT clear bit (BO).

In the case of a short-circuit occuring after a normal power-up, high rates of change of current (high di/dt) through the inductance of the cable or even the traces on the PCB can cause the voltages at OUT1-4 to overshoot. A 100k $\Omega$  resistor should be placed between the drains of the FETs and the OUT1-4 pins to limit the energy absorbed by the LTC4255 if the drains of the FETs exceed OUT1-4's absolute maximum voltage rating. Also, if the FETs are not capable of safely absorbing this energy, high-speed Schottky diodes should be added between the drains of the FETs and AGND using a layout that minimizes the trace lengths between the parts.

### **Address Selection**

The lower 5 bits of the serial interface address can be set by the address selection pins AD0 to AD4 with AD0 being the least significant bit. The upper two bits are preset to AD5 = high and AD6 = low. To force an address bit to low, the address selection pin should be connected to DGND. To force an address bit to high, the address selection pin can be left floating and an internal pull-up resistor will pull the pin up to the internal digital supply voltage (typically 5V). If more noise immunity is needed, the pin can be connected directly to a 5V or 3.3V external supply.



**Figure 12. Power-Up Sequence with Shorted Load on Channel 1 with Autoretry Enabled**



#### **Relay Drivers**

The four relay drivers have an open collector NPN transistor with the ability to sink 50mA to within 0.3V of DGND (Figure 13).

An 18V Zener diode connected to DGND is provided to protect against the inductive kickback of the coil when the NPN transistor is turned off.





### **PACKAGE DESCRIPTION**





Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.