

LTC4381

# Low Quiescent Current eFuse with Surge Protection

### FEATURES

- Withstands Surge Voltages Up to 100V
- Internal 9mΩ N-Channel MOSFET
- Guaranteed Safe Operating Area: 20ms at 70V, 1A
- Low Quiescent Current: 6µA Operating
- Operates Through Automobile Cold Crank
- Wide Operating Voltage Range: 4V to 72V
- No Input TVS needed
- Overcurrent Protection
- Selectable Internal 28.5V/47V or Adjustable Output Clamp Voltage (Table 1)
- Reverse Input Protection to –60V
- Adjustable Turn-On Threshold
- Adjustable Fault Timer with MOSFET Stress Acceleration
- Latchoff and Retry Options (Table 1)
- Low Retry Duty Cycle During Faults (Table 1)
- 32-Lead DFN (7mm × 5mm) Package

# **APPLICATIONS**

- Automotive 12V, 24V and 48V System
- Avionic/Industrial Surge Protection
- Hot Swap/Live Insertion
- High Side Switch for Battery Powered Systems
- Automotive Load Dump Protection

# DESCRIPTION

The LTC<sup>®</sup>4381 is an integrated solution for low quiescent current eFuse with an internal  $9m\Omega$  N-Channel MOSFET. Overvoltage protection is provided by clamping the gate voltage of an internal  $9m\Omega$  N-channel MOSFET to limit the output voltage to a safe value during overvoltage events such as load dump in automobiles. The MOSFET safe operating area is production tested and guaranteed for the stresses during high voltage transients. Fixed output clamp voltages are selectable for 12V and 24V/28V systems. For systems of any voltage up to 80V, use the adjustable clamp versions.


Overcurrent protection is also provided. An internal multiplier generates a TMR pin current proportional to  $V_{DS}$  and  $I_D$ , so that operating time in both overcurrent and overvoltage conditions is limited in accordance with MOSFET stress.

The GATE pin can drive back-to-back MOSFETs for reverse input protection, eliminating the voltage drop and dissipation of a Schottky diode solution. A low  $6\mu$ A operating current permits use in always-on and battery powered applications.


All registered trademarks and trademarks are the property of their respective owners.

# TYPICAL APPLICATION

12V System with 100V/0.5A/400ms Load Dump Overvoltage Protection




#### 12V, 0.5A with 100V Overvoltage Protection



# ABSOLUTE MAXIMUM RATINGS

(Notes 1, 2)	
IN (Note 5)	–0.3V to 100V
V <sub>CC</sub> , ON, SEL	60V to 80V
DRN (Note 3), SNS, OUT, SRC	
LTC4381-1/LTC4381-2	–0.3V to 53V
LTC4381-3/LTC4381-4	–0.3V to 80V
SNS to OUT	–5V to 5V
GATE, GFET (Note 4)	
LTC4381-1/LTC4381-2	–0.3V to 53V
LTC4381-3/LTC4381-4	–0.3V to 86V
GATE to OUT, GATE to V <sub>CC</sub> ,	
GFET to SRC (Note 4)	–0.3V to 10V
<u>TM</u> R	0.3V to 5V
FLT	–0.3V to 80V
I <sub>DRN</sub>	2.5mA
<b>Operating Junction Temperature Range</b>	
LTC4381A	.–40°C to 125°C
Storage Temperature Range	.–65°C to 150°C

# PIN CONFIGURATION



# ORDER INFORMATION

TUBE	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC4381ADKE-1#PBF	LTC4381ADKE-1#TRPBF	43811	32-Lead (7mm × 5mm) Plastic DFN	-40°C to 125°C
LTC4381ADKE-2#PBF	LTC4381ADKE-2#TRPBF	43812	32-Lead (7mm × 5mm) Plastic DFN	-40°C to 125°C
LTC4381ADKE-3#PBF	LTC4381ADKE-3#TRPBF	43813	32-Lead (7mm × 5mm) Plastic DFN	-40°C to 125°C
LTC4381ADKE-4#PBF	LTC4381ADKE-4#TRPBF	43814	32-Lead (7mm × 5mm) Plastic DFN	-40°C to 125°C

Contact ADI Sales for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. Tape and reel specifications. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>CC</sub> = OUT = SNS = DRN = 12V, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
DC Characte	ristics	1					
V <sub>IN</sub>	Input Voltage Range	(Note 7)		4		80	V
V <sub>CC</sub>	Operating Voltage Range	LTC4381-1/LTC4381-2 (Note 7) LTC4381-3/LTC4381-4 (Note 7, 8)	•	4 4		80 72	V V
V <sub>OUT</sub>	Operating Voltage Range	V <sub>CC</sub> = OUT = SNS = DRN = 12V				72	V
Ι <sub>Q</sub>	Total Supply Current, ON (Note 6)	C-Grade and I-Grade H-Grade	•		6	12 20	μA μA
		$V_{CC} = OUT = SNS = DRN = 4V$			18	35	μA
I <sub>CC</sub>	V <sub>CC</sub> Current, Shutdown	ON = OUT = SNS = OV			5	10	μA
	V <sub>CC</sub> Current, ON	$V_{CC} = OUT = SNS = DRN = 12V$			4	12	μA
		$V_{CC} = OUT = SNS = DRN = 4V$			16	30	μA
I <sub>IN</sub>	IN pin Leakage Current	$V_{IN} = 24V, V_{GFET} = V_{SRC} = 0V, ON = 0V$				10	μA
I <sub>R</sub>	Reverse Input Current	$V_{CC} = -60V$ , ON Open, SEL = 0V $V_{CC} = ON = SEL = -60V$	•		0 -1	-2 -5	mA mA
R <sub>ON</sub>	MOSFET On-Resistance	$IN = V_{CC} = 8V$ , 12V, $I_{SRC} = -1A$ , $I_{GATE} = -1\mu A$	•		9	13 28	mΩ mΩ
SOA	MOSFET Safe Operating Area	$V_{IN} - V_{SRC} = 70V$ , 1A, $10W\sqrt{s}$		20			ms
I <sub>AL</sub>	MOSFET Avalanche Current	(Note 9)			82		A
SNS, OUT, S	EL, ON, DRN						<u>.</u>
I <sub>SNS</sub>	SNS Current, ON				0.5	1.4	μA
I <sub>OUT, ON</sub>	OUT Current, ON				1.5	5.5	μA
I <sub>OUT, SD</sub>	OUT Current, Shutdown	C-Grade and I-Grade H-Grade	•		6	12 80	μΑ μΑ
$\Delta V_{SNS}$	Current Limit Sense Voltage (SNS – OUT)	V <sub>CC</sub> = 12V, 24V, 0UT = 6V, 12V V <sub>CC</sub> = 12V, 24V, 0UT = 0V	•	45 40	50 62	55 95	mV mV
I <sub>SEL</sub>	SEL Input Current	SEL = 0V to 80V				±0.1	μA
V <sub>SEL</sub>	SEL Input Threshold			0.4		3	V
I <sub>ON</sub>	ON Input Current	V <sub>ON</sub> = 1V		-1	-2	-4	μA
V <sub>ON</sub>	ON Input Threshold	ON Rising		0.99	1.05	1.1	V
V <sub>ON(HYST)</sub>	ON Input Hysteresis				45		mV
$\Delta V_{DRN}$	DRN Voltage (DRN – OUT)	I <sub>DRN</sub> = 0.1mA		0.7	2.25	2.6	V
V <sub>DS(MAX)</sub>	Overvoltage V <sub>DS</sub> Threshold (DRN – OUT)	TMR = 0.8V, I <sub>DRN</sub> = 2μA	•	0.58 0.3	0.7	0.8 1.0	V V
SRC, GATE,	FLT, TMR						
V <sub>SRC</sub>	SRC Voltage Output Clamp	$ \begin{array}{l} V_{IN} = V_{CC} = 80V,  SEL = 0V,  I_{OUT} = -10mA,  LTC4381 - 1/LTC4381 - 2 \\ V_{IN} = V_{CC} = 80V,  SEL = V_{CC},  I_{OUT} = -10mA,  LTC4381 - 1/LTC4381 - 2 \\ V_{IN} = 80V,  V_{CC} = 12V,  I_{OUT} = -10mA,  LTC4381 - 3/LTC4381 - 4 \\ V_{IN} = 80V,  V_{CC} = 24V,  I_{OUT} = -10mA,  LTC4381 - 3/LTC4381 - 4 \\ \end{array} $	• • •	25.5 43.5 19.0 31.0	28.5 47.0 22.5 34.5	31.5 50.5 26.0 38.0	V V V V
V <sub>GFET(TH)</sub>	MOSFET Threshold	I <sub>SRC</sub> = -10mA		1	3	4.6	V
$\Delta V_{GATE}$	GATE Drive (GATE – OUT)	SEL = SNS = OUT = $V_{CC}$ , $8V \le V_{CC} \le 30V$		10	11.1	14	V
$\Delta V_{CLAMP}$	GATE Clamp to $V_{CC}$ (GATE – $V_{CC}$ )	SNS = OUT = 20V, I <sub>GATE</sub> = 0µA		12	13.5	15.5	V

**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>CC</sub> = OUT = SNS = DRN = 12V, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>GATE</sub>	$ \begin{array}{c} \text{TE} & \text{GATE Clamp to GND} & \text{V}_{\text{CC}} = 30\text{V},  \text{SEL} = 0\text{V},  \text{LTC4381-1/LTC4381-2} \\ \text{V}_{\text{CC}} = 60\text{V},  \text{SEL} = \text{V}_{\text{CC}},  \text{LTC4381-1/LTC4381-2} \end{array} $		•	30 47.5	31.5 50	33 52.5	V V
I <sub>GATE(UP)</sub>	GATE Pull-Up Current	V <sub>CC</sub> = GATE = OUT = 12V, 24V	•	-8.5	-20	-35	μA
I <sub>GATE(DN</sub> )	GATE Pull-Down Current Overcurrent Shutdown Input UV Fault Time Out	$ \Delta V_{SNS} = 200mV, GATE = 12V, OUT = 0V \\ ON = 0V, GATE = 20V \\ V_{CC} = 1.5V, GATE = 10V \\ TMR = 2V, GATE = 10V $	•	50 0.3 2 1.5	100 5 5 3.5		mA mA mA mA
IFLT	FLT Leakage Current	FLT = 80V	•			2	μA
VFLT(LOW)	FLT Output Low	I <sub>SINK</sub> = 0.1mA I <sub>SINK</sub> = 3mA	•		0.1 1	0.5 4	V V
I <sub>TMR(DN)</sub>	TMR Pull-Down Current	TMR = 0.8V	•	1.2	1.6	2.75	μA
ITMR(UP, COOL)	TMR Pull-Up Current, Cool Down	TMR = 2V	•	-1	-2	-3	μA
I <sub>TMR(OV)</sub>	TMR Pull-Up Current, Overvoltage	TMR = 0.8V, OUT = 11V, $V_{DS}$ = 1.1V, $\Delta V_{SNS}$ = 0mV OUT = 28V, TMR = 0.8V	•	-0.7	-1.6	-2.4	μA
	Small OV, Light Load High OV, Light Load Small OV, Heavy Load High OV, Heavy Load	$\begin{split} &I_{DRN}=0.1mA,\Delta V_{SNS}=10mV\\ &I_{DRN}=1mA,\Delta V_{SNS}=10mV\\ &I_{DRN}=0.1mA,\Delta V_{SNS}=40mV\\ &I_{DRN}=1mA,\Delta V_{SNS}=40mV \end{split}$	• • •	-3.5 -13 -10 -60	-6.7 -30 -20 -120	-12 -61 -30 -180	μΑ μΑ μΑ
I <sub>TMR(OC)</sub> I <sub>TMR(SC)</sub>	TMR Pull-Up Current, Overcurrent Small OV, Light Load High OV, Light Load Small OV, Heavy Load	$TMR = 0.8V \\ I_{DRN} = 0mA, OUT = 11V \\ I_{DRN} = 0mA, OUT = 0V \\ I_{DRN} = 0.1mA, OUT = 11V \\ I_{DRN} = 1mA, OUT = 11V \\ I_{DRN} = 0.1mA, OUT = 0V \\ I_{DRN} = 0.1mA, OUT = 0V \\ I_{DRN} = 0.01T = 0V \\ I_{$	•	-3 -16 -16 -80 -35	6 24 27 142 50	9 36 38 206 60	μΑ μΑ μΑ μΑ
	High OV, Heavy Load	I <sub>DRN</sub> = 1mA, OUT = 0V	•	-130	-170	-220	μA V
V <sub>TMR</sub>	TMR Gate Off Threshold	TMR Rising	•	1.178	1.215	1.251	V
AC Characteri					2.8	4.2	%
D	Retry Duty Cycle; Overvoltage, LTC4381-2/LTC4381-4	$\Delta V_{SNS} = 40 \text{mV}, I_{DRN} = 5 \mu \text{A}, \text{OUT} = 28 \text{V}, V_{CC} = 29 \text{V}$	•				
	Retry Duty-Cycle; Overcurrent,	$\Delta V_{SNS} = 40 \text{mV}, \text{ I}_{DRN} = 500 \mu\text{A}, \text{ OUT} = 28 \text{V}, \text{ V}_{CC} = 80 \text{V}$ $\text{I}_{DRN} = 500 \mu\text{A}$	•		0.1	0.2	%
	LTC4381-2/LTC4381-4	OUT = 0V OUT = 6V	•		0.1 0.35	0.2 0.7	% %
t <sub>ON(ON)</sub>	Turn-On Propagation Delay	ON Steps from 0V to 1.5V, OUT = SNS = 0V	•		7.5	25	ms
t <sub>OFF(ON)</sub>	Turn-Off Propagation Delay	ON Steps from 1.5V to 0V, OUT = SNS = V <sub>CC</sub>	•		1	5	μs
t <sub>OFF(OC)</sub>	Overcurrent Turn-Off	$\Delta V_{SNS}$ Steps from 0V to 250mV, 0UT = 6V	•		2	4	μs
	Propagation Delay	$\Delta V_{SNS}$ Steps from 0V to 250mV, OUT = 0V			2	4	μs

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to GND unless otherwise specified.

Note 3: Internal clamps limit the DRN pin to a minimum of 10V above the OUT and SNS pins.

Note 4: Internal clamps limit the GATE pin to a minimum of 10V above the OUT pin or  $V_{CC}$  pin, or 50V (SEL =  $V_{CC}$ ) or 31.5V (SEL = GND) above the GND pin (LTC4381-1/LTC4381-2). Driving this pin to voltages beyond the clamp may damage the device.


Note 5: IN ABS MAX is rated at 25°C to 125°C only.

Note 6: Total supply current is the sum of the current into the V<sub>CC</sub>, OUT, SNS and DRN pins.

Note 7: The LTC4381 can operate through the cold crank down to 4V in automotive applications, wheres  $V_{CC}$  is powered with a 12V supply initially and stays above 8V during the cold crank period.


Note 8: Operating voltage is limited by the maximum GATE voltage of 86V. Note 9: Not tested in production.


# TYPICAL PERFORMANCE CHARACTERISTICS $V_{CC} = 12V$ , unless otherwise noted.




Rev. A

# TYPICAL PERFORMANCE CHARACTERISTICS $V_{CC} = 12V$ , unless otherwise noted.







Gate Drive vs Supply Voltage




V<sub>SRC</sub> vs Temperature




TMR Pin Current vs Temperature, Overcurrent Fault




TMR Pin Current vs Temperature, Overvoltage Fault







**DRN Voltage vs Current** 




ON Pin Current vs Voltage




# **TYPICAL PERFORMANCE CHARACTERISTICS** V<sub>CC</sub> = 12V, unless otherwise noted.





MOSFET SOA Curve



# PIN FUNCTIONS

**DRN:** MOSFET Drain-Source Sense. The DRN pin voltage tracks the OUT pin. The resulting DRN pin current through external resistor  $R_{DRN}$  is proportional to the MOSFET  $V_{DS}$ . The DRN pin current and  $\Delta V_{SNS}$  (SNS – OUT) are multiplied internally to produce a TMR pin current approximately proportional to the MOSFET's power dissipation. This reduces the SOA requirement of the MOSFET by timing out faster during more severe faults. Choose  $R_{DRN}$  to limit the current to 1mA at the peak input voltage. Connect to OUT if unused.

**FLT:** Fault Output. This open-drain logic output pin pulls low after the voltage at the TMR pin has reached the fault threshold of 1.215V. It indicates that the MOSFET is off because either the supply voltage has stayed at an elevated level for an extended period of time (voltage fault) or the device is in an overcurrent condition (current fault). The fault output is capable of sinking up to 3mA. Leave open or tie to GND if unused.

**GATE:** Gate Drive for Internal N-Channel MOSFET. The GATE pin is pulled up by an internal 20µA charge pump that is regulated to 11.5V above the OUT pin. An amplifier controls the GATE pin to limit the current through the MOSFET. A minimum of 47nF of capacitance and  $33\Omega$  series resistor at the pin is necessary to compensate the current limit amplifier. To avoid damaging the MOSFET during an output short, GATE is also clamped internally to 17V above OUT.

**GFET:** Gate of Internal N-Channel MOSFET. Connect this pin to the GATE pin through a  $10\Omega$  resistor.

GND: Device Ground.

**IN:** Input of MOSFET. This is the drain terminal of the internal MOSFET. Connect this pin to the supply input.

**ON:** Turn-On Control Input. The LTC4381 can be turned on by pulling this pin above 1.05V or by leaving it open to allow an internal  $1M\Omega$  resistor to turn the part on. Pulling the pin below the threshold puts the part in shutdown mode and reduces the supply current to 5µA. Limit the ON leakage current to less than 1µA if no external pull-up is used. The ON pin can be pulled up to 80V or below GND by 60V without damage.

**OUT:** Output Voltage Sense. This pin senses the output voltage at the output terminal of the current sense resistor. An internal clamp limits the voltage in between the GATE and OUT pins to 17V. Bypass the OUT pin with a minimum of  $22\mu$ F as close to the pin as possible.

**SEL:** Output Clamp Voltage Select for LTC4381-1 and LTC4381-2. Connect the SEL pin to GND to set the internal output clamp voltage to 28.5V. Connect it to  $V_{CC}$  or OUT for a 47V output clamp voltage. The SEL pin can be pulled up to 80V or below GND by 60V without damage. The SEL pin has no effect on the LTC4381-3 and LTC4381-4, it can be tied to GND or  $V_{CC}$  or OUT.

**SNS:** Current Sense Input. Connect to the input terminal of the current sense resistor. The current limit amplifier controls the GATE pin to limit the current sense voltage to 50mV. This voltage increases to 62mV in a severe fault when OUT is below 1.5V. A fixed 6µA is added to the TMR pin current during an overcurrent condition to shorten the turn-off time. In a severe short condition when the output voltage is below 1.5V, the extra current increases to 24µA to reduce the power dissipation in the MOSFET.  $\Delta V_{SNS}$  (SNS – OUT) must be limited to less than ±5V. Connect to OUT if unused.


### PIN FUNCTIONS

**SRC:** Output of MOSFET. This is the source terminal of the internal MOSFET, connect this pin to the sense resistor. The SRC pin and output is indirectly clamped through GATE pin during an overvoltage event. The LTC4381-1/LTC4381-2 SRC pin is clamped at 28.5V above GND with SEL = 0 V, or 47V above GND when SEL =  $V_{CC}$ . It is also clamped at 10.5V above  $V_{CC}$  if the  $V_{CC}$  voltage is low. The LTC4381-3/LTC4381-4 SRC pin does not have the 28.5V/47V clamp to GND, it is only clamped at 10.5V above  $V_{CC}$ .

**TMR:** Fault Timer Input. Connect a capacitor between this pin and ground to set the fault turn-off time and cool down period. The charging current during fault conditions varies depending on the power dissipation of the MOSFET. When TMR reaches 1.215V, the MOSFET turns off and FLT pulls low. Upon gate off, the part immediately enters a cool down period with a 2µA current pull up and pull down on the TMR pin. After the cool down period has concluded, the LTC4381-2 and LTC4381-4 immediately restart, while the LTC4381-1and LTC4381-3 remain off until the ON pin is pulled low momentarily for more than 100µs or power is cycled. A 10V rated X7R capacitor is recommended for  $C_{TMR}$ .

**V<sub>CC</sub>**: Positive Supply Voltage Input. The positive supply input ranges from 4V to 80V. For applications where the input voltage is expected to exceed 80V, the V<sub>CC</sub> pin may be protected by a Zener diode clamp or, in the case of short duration spikes, by a simple RC filter. Clamping the V<sub>CC</sub> pin with a Zener diode can also be used as a means of adjusting the output clamp voltage to a value less than the internal 28.5V/47V clamps for the LTC4381-1/LTC4381-2. For the adjustable versions, LTC4381-3/LTC4381-4, which have no internal clamp, a Zener diode at the V<sub>CC</sub> pin is the only way to limit the voltage at the output. The V<sub>CC</sub> pin can also be powered separately from the V<sub>IN</sub> pin.

# **BLOCK DIAGRAM**



# OPERATION

The LTC4381 is a low quiescent current eFuse that drives an internal  $9m\Omega$  N-channel MOSFET as the pass device. In normal operation, a 20µA charge pump (see Block Diagram) drives MOSFET M1 fully on, providing a low impedance path from input to the load. The MOSFET gate is clamped to ground by a Zener stack. If the input voltage rises to the point where the output approaches the gate clamp, the output is effectively limited to one threshold voltage (typically 3V) below the gate clamp and the input surge is blocked from reaching the load.

For the LTC4381-1 and LTC4381-2 versions, two output clamping voltages to ground are available: 28.5V for use in 12V systems, and 47V for use in 24V and 28V systems. The clamping voltage is selectable using the SEL pin. Besides the output to ground clamp, the output is also limited to 10.5V above the  $V_{CC}$  pin.

There is no GATE clamp to ground for the LTC4381-3 and LTC4381-4 versions and the output is only limited to 10.5V above the voltage at the V<sub>CC</sub> pin. A Zener diode clamp connected from the V<sub>CC</sub> pin to ground thus clamps the voltages at both the V<sub>CC</sub> and SRC pins during overvoltage events.

Load current is limited by a current limit amplifier (IA), using a sense resistor in series with the MOSFET source to monitor the current. The current limit threshold is 50mV, rising to 62mV when the output is less than 1.5V.

MOSFET stress is monitored by a timer, whose current is a function of MOSFET's  $V_{DS}$  as well as  $I_D$ .  $V_{DS}$  is monitored by  $R_{DRN}$  at the DRN pin, while  $I_D$  is monitored by sensing the voltage drop across  $R_{SNS}$ . The timer allows the load to continue functioning during short transient events while protecting the MOSFET from being damaged by a sustained overvoltage, such as load dump in vehicles, or an output overload or short circuit.

A multiplier sets the timer period depending on the power dissipation in the MOSFET. Higher power dissipation corresponds to a shorter timer period, helping to keep the MOSFET within its safe operating area (SOA).

The timer responds to stresses at start-up and during voltage and current limiting. TMR pin current is integrated on timing capacitor  $C_{TMR}$  and if TMR charges to 1.215V, the MOSFET is turned off. At this point, the LTC4381-1 and LTC4381-3 latch off, and can be reset by cycling power or by pulling the ON pin low for at least 100µs. For the LTC4381-2 and LTC4381-4, the TMR pin enters a cool down phase, allowing time for the MOSFET temperature to equalize with its surroundings before automatically restarting. The TMR pin slowly charges up and down in between 3.4V and 1.215V for 15 times and discharges to ground at the last cycle. When the TMR pin has reached the 100mV threshold, the MOSFET is turned back on. The cool down interval can be curtailed by pulling the ON pin low for at least 10ms/µF of C<sub>TMR</sub>.

In addition to resetting the timer, the ON pin is used for on/off control and for undervoltage detection. The ON pin threshold is 1.05V.

The open drain  $\overline{FLT}$  pin pulls low whenever the timer is faulted off and goes high again when reset by a power cycle, by pulling the ON pin low for at least 100µs or in the case of the LTC4381-2 and LTC4381-4, when the TMR pin discharges to 100mV.

#### Table 1. LTC4381 Options

PART NUMBER	OUTPUT CLAMP	FAULT BEHAVIOR		
LTC4381-1	Internal 28.5V/47V to GND	Latchoff		
LTC4381-2	Internal 28.5V/47V to GND	Auto Retry		
LTC4381-3	Externally Adjustable	Latchoff		
LTC4381-4	Externally Adjustable	Auto Retry		

The LTC4381 limits the voltage and current delivered to the load during supply transient or output overload events. The N-channel MOSFET provides a low resistance path from the input to the load during normal operation. In overvoltage conditions it limits the output to a threshold voltage below the clamped gate voltage. The total fault timer period is set to ride through short-duration faults, while longer events cause the output to shut off and protect the MOSFET from damage.

### Start-Up

Figure 1 shows a 12V, 1A application which limits the output to approximately 28.5V. When power is first applied with  $V_{CC} \ge 4V$  and  $ON \ge 1.05V$ , there is a delay of about 10ms before the GATE pin begins charging C2 and MOSFET's gate terminal with a fixed 20µA current source. The internal MOSFET operates as a source follower, ramping the output up at a rate of  $I_{GATE(UP)}/C2$ . Inrush current in the load capacitance  $C_{OUT}$  is given by Equation 1.

$$I_{\text{INRUSH}} = I_{\text{GATE}(\text{UP})} \bullet \frac{C_{\text{OUT}}}{C2}$$
(1)

where  $I_{GATE(UP)}$  is typically 20µA.

Eventually, the GATE pin charges to the point where  $V_{IN}\approx V_{OUT}$  and stops only when  $\Delta V_{GATE}$  ( $V_{GATE}-V_{OUT}$ ) reaches its regulation point of 11.5V, fully enhancing the MOSFET.

### **Overcurrent Fault Protection**

The LTC4381 features an adjustable current limit that protects against short circuits and excessive load current. During an overcurrent event, the GATE pin is regulated to limit the current sense voltage across the SNS and OUT pins ( $\Delta V_{SNS}$ ) to 50mV when OUT is above 3V. In the case of a severe short at the output, where OUT is less than 1.5V, the current sense voltage is 62mV. Output current is thereby limited to  $\Delta V_{SNS}/R_{SNS}$ . Current limit may control the startup ramp rate in extreme cases, such as if C<sub>OUT</sub> is unusually large or if current limit is set to an unusually low value, and artificially reduces C<sub>OUT</sub>'s inrush current below the value previously calculated.

### **Overvoltage Fault Protection**

The LTC4381 limits the voltage at the output during an overvoltage at the input. For the LTC4381-1/LTC4381-2 illustrated in Figure 1, an internal clamp limits the output to either 28.5V or 47V, depending on the state of the SEL pin. With the SEL pin grounded as shown, the output is clamped at 28.5V. Tying the SEL pin high causes the output to clamp at 47V.

The GATE pin may also be limited by the compliance of the internal  $20\mu$ A current source, to  $V_{CC}$  + 13.5V. In the LTC4381-3/LTC4381-4 the GATE pin clamp is entirely disconnected, leaving only the  $V_{CC}$  + 13.5V compliance limit. This arrangement allows the output to be effectively clamped at any voltage from 14.5V to 72V, by clamping  $V_{CC}$  to between 4V and 61.5V.

### $V_{CC}$ Pin

The LTC4381 can withstand an input surge voltage of up to 100V. If the maximum expected surge voltage is less than 80V, the  $V_{CC}$  pin can be connected directly to the input supply. If the surge voltage is between 80V to 100V, the V<sub>CC</sub> pin must be protected by filtering or clamping since its operating range is from 4V to 80V for LTC4381-1/ LTC4381-2 and 4V to 72V for LTC4381-3/LTC4381-4. For short duration spikes and transients exceeding 80V, filtering is the most sensible means of protecting the  $V_{CC}$ pin. R1 and C1 provide filtering in Figure 1. Owing to the LTC4381's low I<sub>CC</sub>, values up to 100k may be used for R1 without seriously impairing the lower end of the operating voltage range. For long duration surges such as automotive load dump, C1 becomes prohibitively large and Zener D1 is the most effective means of limiting the  $V_{CC}$ voltage. Using a 68V Zener assures that D1 will not override the internal GATE pin clamp in the LTC4381-1 and LTC4381-2 devices. For the LTC4381-3 and LTC4381-4, the V<sub>CC</sub> operating range extends from 4V to 72V. Since the SRC pin is regulated to  $V_{CC}$  + 10.5V, D1 is chosen to achieve the desired output clamping effect while at the same time keeping the  $V_{CC}$  pin within its 4V to 72V range. The LTC4381 can operate through the cold crank down to 4V in automotive applications, wheres V<sub>CC</sub> is powered with a 12V supply initially and stays above 8V during the cold crank period.




Figure 1. 12V/1A, Output Limited to 28.5V

### **Fault Timer Overview**

Overvoltage and overcurrent conditions, and high  $V_{DS}$  conditions in MOSFET are limited in duration by an adjustable fault timer. A capacitor at the TMR pin ( $C_{TMR}$ ) sets the delay time before a fault condition is reported at the FLT pin and MOSFET is turned off.  $C_{TMR}$  also sets the cool down time before MOSFET is permitted to turn back on for the LTC4381-2 and LTC4381-4 auto retry versions. The LTC4381-1 and LTC4381-3 versions simply latch off at the end of the timer delay. A 10V or higher rated X7R capacitor is recommended for  $C_{TMR}$  to minimize temperature and voltage sensitivity.

Fault timing starts as soon as the input power is applied with the part in the on condition, or when the part turns on after application of power. A 1.5 $\mu$ A current is generated to pull up the TMR pin when the voltage across the MOSFET is higher than 0.7V. The timer speeds up with an additional current that varies with the power dissipated in the MOSFET. The power dissipation is the product of the voltage across the MOSFET (V<sub>DS</sub>) and the current flowing through it (I<sub>D</sub>). V<sub>DS</sub> is inferred from the voltage drop across the drain pin resistor, R<sub>DRN</sub>, while  $\Delta$ V<sub>SNS</sub> represents I<sub>D</sub>.

At initial power-up, the  $1.5\mu$ A pilot current charges the TMR pin capacitor because the input supply is, at least for a short time, more than 0.7V above the output voltage. When the output rises to within 0.7V of the input supply voltage, the pull-up current disappears and an internal  $2\mu$ A current source discharges the TMR pin capacitor. The capacitor must be sized to ride through the initial start-up interval for successful power-up.

In the presence of a sustained fault, the timer current charges the TMR pin to 1.215V. At this point, the FLT pin pulls low to indicate a fault condition and the GATE pin pulls low, shutting off the MOSFET. After faulting off, the timer enters the cool down phase. At the end of the cool down period, the LTC4381-1/LTC4381-3 remain off until manually reset, while the LTC4381-2/LTC4381-4 automatically restart.

### Fault Timer Operation in Overvoltage or Large $V_{\text{DS}}$

During start-up or an overvoltage condition, where the MOSFET's V<sub>DS</sub> exceeds 0.7V, the TMR pin charges from 0V to 1.215V with a current that varies principally as a function of V<sub>DS</sub> and I<sub>D</sub>. V<sub>DS</sub> is inferred from the current flowing in the DRN pin resistor, R<sub>DRN</sub>, while the voltage difference between the SNS and OUT pins ( $\Delta V_{SNS}$ ) represents the MOSFET current, I<sub>D</sub>.

The TMR pin current is given by Equation 2.

$$I_{\text{TMR}(\text{OV})} = \left(0.0917 \left[\frac{\sqrt{A}}{V}\right] \bullet \Delta V_{\text{SNS}} \bullet \sqrt{I_{\text{DRN}} - 70\mu A}\right) (2)$$

where 0.0917 $\sqrt{A}/V$  is the gain term of the multiplier. If  $I_{DRN}$  is less than 70µA (for example during start-up), use  $I_{TMR}$  of 1.5µA.

Substituting for  $\Delta V_{SNS}$  and  $I_{DRN}$  is given by Equation 3.

$$I_{\text{TMR}(\text{OV})} = \left(0.0917 \left[\frac{\sqrt{A}}{V}\right] \bullet I_{\text{D}} \bullet R_{\text{SNS}} \bullet \sqrt{\frac{V_{\text{DS}}}{R_{\text{DRN}}} - 70\mu A}\right) (3)$$

If  $I_{DRN}$  is less than 70µA (for example during start-up), use  $I_{TMR}$  of 1.5µA.

When TMR reaches 1.215V, the  $\overline{FLT}$  pin pulls low and the MOSFET is turned off and allowed to cool for an extended period. The total elapsed time between the onset of output clamping and turning off is given by Equation 4.

$$t_{\text{TMR}} = V_{\text{TMR}} \bullet \frac{C_{\text{TMR}}}{I_{\text{TMR}}}$$
(4)

Because  $I_{TMR}$  is a function of  $V_{DS}$  and  $I_D$ , the exact time spent in overvoltage before turning off depends upon the input waveform and the load current.

### Fault Timer Operation in Overcurrent

TMR pin behavior in overcurrent is substantially the same as in overvoltage. In the presence of an overcurrent condition when the LTC4381 regulates the output current, the TMR pin charges from 0V to 1.215V with a current that varies principally as a function of the power dissipated in the MOSFET. In addition to the variable current, an additional 24 $\mu$ A hastens timeout in a low impedance short where the output is less than 1.5V. This additional current is reduced to 6 $\mu$ A when V<sub>OUT</sub> is above 3V.

The TMR pin current with  $V_{\text{OUT}}$  less than 1.5V is given by Equation 5.

$$I_{\text{TMR}(\text{SC})} = \left(0.0917 \left[\frac{\sqrt{A}}{V}\right] \bullet I_{\text{D}} \bullet R_{\text{SNS}} \bullet \sqrt{\frac{V_{\text{DS}}}{R_{\text{DRN}}} - 70 \mu A}\right) (5)$$

$$24 \mu A$$

where 24µA is the extra TMR current during  $V_{OUT}$  short circuit condition. If  $I_{DRN}$  is less than 70µA, use  $I_{TMR}$  of 24µA.

And with  $V_{OUT}$  above 3V given by Equation 6.

$$I_{\text{TMR}(\text{OC})} = \left(0.0917 \left[\frac{\sqrt{A}}{V}\right] \bullet I_{\text{D}} \bullet R_{\text{SNS}} \bullet \sqrt{\frac{V_{\text{DS}}}{R_{\text{DRN}}}} - 70\,\mu\text{A}}\right) (6)$$
  
6\mu A

where  $6\mu A$  is the extra TMR current during overcurrent condition. If  $I_{DRN}$  is less than 70 $\mu A$ , use  $I_{TMR}$  of  $6\mu A$ .

When TMR reaches 1.215V, the  $\overline{FLT}$  pin pulls low and the MOSFET is turned off and allowed to cool for an extended period. The total elapsed time between the onset of output clamping and turning off is given by Equation 7.

$$t_{TMR} = V_{TMR} \bullet \frac{C_{TMR}}{I_{TMR}}$$
(7)

Because  $I_{TMR}$  is a function of  $V_{DS}$  and  $I_D$ , the exact time spent in overcurrent before turning off depends upon the input waveform, the output voltage and the time required for the output current to come into regulation.

### Cool Down Phase

Cool down behavior is the same whether initiated by overvoltage or overcurrent. During the cool down phase, the timer continues to charge from 1.215V to 3.4V with  $2\mu A$ ,

and then discharge back down to 1.215V with  $2\mu$ A. This cycle repeats 14 times and at the 15th cycle the TMR pin is pulled all the way to ground. The total cool down time is given by Equation 8.

$$t_{COOL} = C_{TMR} \bullet \frac{15 \bullet 4.37 V + (1.215 V - 0.1 V)}{2 \mu A}$$

$$= C_{TMR} \bullet 33.3 \left[ \frac{s}{\mu F} \right]$$
(8)

where  $C_{TMR}$  is in  $\mu E$ 

Up to this point the operation of the LTC4381-1/LTC4381-3 and LTC4381-2/LTC4381-4 is the same. Behavior at the end of the cool down phase is entirely different.

At the end of the cool down phase, when TMR crosses the 100mV reset threshold, the LTC4381-1/LTC4381-3 remain latched off and FLT remains low. They may be restarted by pulling the ON pin low for at least 100 $\mu$ s or by cycling the power supply. The cool down phase may be interrupted at anytime by pulling the ON pin low for at least 10ms/ $\mu$ F of C<sub>TMR</sub>; the LTC4381-1/LTC4381-3 will restart when ON goes high. The LTC4381-2/LTC4381-4 will automatically retry at the end of the cool down phase may be interrupted by pulling the ON pin low for at least 10ms/ $\mu$ F of C<sub>TMR</sub>.

For both versions, the  $\overline{FLT}$  pin goes high in shutdown and is cleared high when power is first applied to V<sub>CC</sub>. If  $\overline{FLT}$  is set low, it can be reset during the cool down phase by pulling the ON pin low for at least 10ms/µF of C<sub>TMR</sub>.

### **Supply Transient Protection**

During a short-circuit condition, the large change in current flowing through power supply traces and associated wiring can cause large inductive voltage transients. If this voltage transient is higher than the junction breakdown voltage of the LTC4381 internal MOSFET, the junction conducts and absorb this avalanche current. No TVS is required at the IN pin. On the other hand, the V<sub>CC</sub> pin is guaranteed to be safe from damage up to 80V only. The V<sub>CC</sub> pin cannot be tied directly to the IN pin if Avalanche breakdown is expected. An RC filter at the V<sub>CC</sub> pin is an effective measure against this voltage spike.

Another way to limit transients to less than 80V at the  $V_{CC}$  pin is to use a small Zener diode and a resistor, D1 and R1 in Figure 1. The Zener diode limits the voltage at the pin while the resistor limits the current through the diode to a safe level during the surge. However, D1 can be omitted if the filtered voltage at the  $V_{CC}$  pin, due to R1 and C1, stays below 80V. The inclusion of R1 in series with the  $V_{CC}$  pin modestly increases the minimum required voltage at  $V_{IN}$  due to the extra voltage drop across it from the small  $V_{CC}$  current of the LTC4381 and the leakage current of D1.

A total bulk capacitance of at least 22µF low ESR electrolytic or ceramic is required close to the OUT pin.

### **Transient Stress in the MOSFET**

During an overvoltage event, the LTC4381 clamps the gate of the pass MOSFET to limit the output voltage at an acceptable level. The load circuitry may continue operating throughout this interval, but only at the expense of dissipation in the MOSFET pass device. MOSFET dissipation or stress is a function of the input voltage waveform, output voltage and load current.

Most transient event specifications use the prototypical waveshape shown in Figure 2, comprising a linear ramp of rise time  $t_r$ , reaching a peak voltage of  $V_{PK}$  and exponentially decaying back to  $V_{IN}$  with a time constant of  $\tau$ . A common automotive transient specification has constants of  $t_r = 10\mu$ s,  $V_{PK} = 80V$  and  $\tau = 1$ ms. A surge condition known as load dump commonly has constants of  $t_r = 5$ ms,  $V_{PK} = 60V$  and  $\tau = 200$ ms.

MOSFET stress is the result of power dissipated within the device. For long duration surges of 100ms or more, stress is increasingly dominated by heat transfer out of the package; this is a matter of device packaging and mounting and heat sink thermal mass. This is best analyzed by simulation using the MOSFET thermal model.

For short duration transients of less than 100ms, MOSFET survival is a matter of safe operating area (SOA), an intrinsic property of the MOSFET. SOA quantifies the time required at any given condition of  $V_{DS}$  and  $I_D$  to raise the junction temperature of the MOSFET to its rated maximum. MOSFET SOA can be expressed in units of watt-root-seconds ( $P\sqrt{t}$ ), which is essentially constant for intervals of less than 100ms for any given device

type and rises to infinity under DC operating conditions. Destruction mechanisms other than bulk die temperature distort the lines of an accurately drawn SOA graph so that  $P\sqrt{t}$  is not the same for all combinations of  $I_D$  and  $V_{DS}$ . In particular  $P\sqrt{t}$  tends to degrade as  $V_{DS}$  approaches the maximum rating, rendering some devices useless for absorbing energy above a certain voltage. The LTC4381 internal MOSFET has a guaranteed SOA of 20ms at 70V and 1A, which gives a  $P\sqrt{t}$  of  $10W\sqrt{s}$ . To survive a longer overvoltage transient, reduce the load current according to this  $P\sqrt{t}$  spec.





Figure 2. Prototypical Transient Waveform





### **Calculating Transient Stress**

 $P\sqrt{t}$  for a prototypical transient waveform is calculated using Equation 9 and Figure 3.

Let

$$a = V_{REG} - V_{IN}$$

$$o = V_{PK} - V_{IN}$$

(V<sub>IN</sub> = Nominal Input Voltage)

Then

$$P\sqrt{t} = I_{LOAD} \bullet$$

$$\sqrt{\left[\frac{1}{3}t_{r}\frac{(b-a)^{3}}{b} + \frac{1}{2}\tau\left(2a^{2}\ln\frac{b}{a} + 3a^{2} + b^{2} - 4ab\right)\right]} \quad (9)$$

For the transient conditions of V<sub>PK</sub> = 100V, V<sub>IN</sub> = 12V, V<sub>REG</sub> = 28.5V, t<sub>r</sub> = 10µs,  $\tau$  = 1ms, and a load current of 1A, P $\sqrt{t}$  is 1.4W $\sqrt{s}$  which can be handled by the MOSFET. The P $\sqrt{t}$  of other transient waveshapes is evaluated by integrating the MOSFET power over root of time. LTspice<sup>®</sup> can be used to simulate timer behavior for more complex transients and cases where overvoltage and overcurrent faults coexist, as well as the peak temperature rise of the MOSFET.

### **Calculating Short-Circuit Stress**

SOA stress must also be calculated for a short-circuit condition. Short-circuit  $P\sqrt{t}$  is given by Equation 10.

$$P\sqrt{t} = \left(\Delta V_{DS} \bullet \frac{\Delta V_{SNS}}{R_{SNS}}\right) \bullet \sqrt{t_{TMR}}$$
(10)

where  $\Delta V_{DS}$  is the voltage across the MOSFET,  $\Delta V_{SNS}$  is the current limit threshold and  $t_{TMR}$  is the overcurrent timer interval, given by Equation 5 and Equation 6.

For  $V_{IN}$  = 15V,  $\Delta V_{DS}$  = 12V ( $V_{OUT}$  = 3V),  $\Delta V_{SNS}$  = 50mV,  $R_{SNS}$  = 12m\Omega,  $R_{DRN}$  = 100k\Omega and  $C_{TMR}$  = 68nF,  $P\sqrt{t}$  is 2.32W $\sqrt{s}$  – somewhat higher than the transient SOA calculated in the previous example.

$$I_{\text{TMR}(\text{OC})} = \begin{bmatrix} 0.0917 \bullet (50\text{mV}) \\ \bullet \sqrt{\frac{12\text{V}}{100\text{k}} - 70 \bullet 10^{-6}} \end{bmatrix} + 6 \bullet 10^{-6} \quad (10\text{a})$$
$$I_{\text{TMR}(\text{OC})} = 38.4\mu\text{A}$$

$$t_{TMR} = \frac{(68nF \cdot 1.215V)}{38.4\mu A}$$
 (10b)  
 $t_{TMR} = 2.15ms$ 

$$P\sqrt{t} = (15V - 3V) \cdot \frac{50mV}{12m} \cdot (10c)$$
  
 $\sqrt{2.15ms} = 2.32W \sqrt{s}$ 

### Limiting Inrush Current and GATE Pin Compensation


The LTC4381 limits the inrush current to any load capacitance by controlling the GATE pin voltage slew rate. Connect an external capacitor, C2, from GATE to ground to reduce the inrush current at the expense of slower turn-off time. The gate capacitor is set using Equation 11.

$$C2 = I_{GATE(UP)} \bullet \frac{C_{OUT}}{I_{INRUSH}}$$
(11)

The LTC4381 needs a minimum of 47nF capacitance (C2) and a 33 $\Omega$  (R2) resistor in series at the GATE pin to stabilize the current limit amplifier during an overcurrent event. C2 also limits self enhancement of the MOSFET. A 10 $\Omega$  resistor, R3, is connected to the gate of the MOSFET to suppress parasitic oscillations.

### Automobile Cold Crank Ride Through

During cold crank, the battery potential drops from the 12V nominal to as low as 3V for up to 40ms. The LTC4381 needs at least 8V at the  $V_{CC}$  pin to function normally. The part can operate at 4V if the load current is low. At  $V_{CC} = 4V$ , the  $R_{ON}$  of the internal MOSFET is high and this may heat up the MOSFET at high load current. The low quiescent current requirement of the part allows an RC filter with reasonable values to be placed at the  $V_{CC}$  pin to ride through cold crank as shown in Figure 4.





Ignoring the supply current ( $I_{CC}$ ), the  $V_{CC}$  potential at the end of cold crank is given by Equation 12.

$$V_{CC} = (V_{IN(NOM)} - V_{IN(LOW)}) \bullet \mathcal{C}^{\frac{-\iota}{R1 \bullet C1}} + V_{IN(LOW)}$$
(12)

where  $V_{IN(NOM)}$  is the input voltage before the cold crank starts,  $V_{IN(LOW)}$  is the lowest input voltage during cold crank, and t is the duration of the cold crank.

With the combination of R1 ( $10k\Omega$ ) and C1 ( $6.8\mu$ F), V<sub>CC</sub> drops to 8V after the input voltage drops from 12V to 3V for 40ms. During this time GATE stays high, keeping the MOSFET on to continue providing current to the output.

### Shutdown

The LTC4381 can be shut down to a lower current mode by pulling the ON pin below the shutdown threshold of 1.05V. The quiescent current drops down to  $5\mu$ A. An external Zener diode from the input supply to the ON pin can be used to implement undervoltage lockout, as illustrated in Figure 7. The UV threshold is the Zener voltage plus 1.05V.

The ON pin can be pulled up to 80V or below GND by up to 60V without damage. Leaving the pin open allows an internal resistor to pull it up and turn on the part. The leakage current at the pin should be limited to no more than  $1\mu$ A if no pull-up device is used to help turn on the part.

### Layout Considerations

To achieve accurate current sensing, use Kelvin connections to the current sense resistor (R<sub>SNS</sub> in Figure 5). The minimum trace width for 1oz copper foil is 0.02" per amp to ensure the trace stays at a reasonable temperature. 0.03" per amp or wider is recommended. Note that 1oz copper exhibits a sheet resistance of about  $530\mu\Omega/$ square. Small resistances can cause large errors in high current applications. During an overvoltage event, the LTC4381 clamps the gate of the pass MOSFET to limit the output voltage at an acceptable level. The load circuitry may continue operating throughout this interval, but only at the expense of dissipation in the MOSFET pass device. The power dissipated in the MOSFET could be as high as 140W. To remove this heat, solder the IN exposed pad to a copper trace that contains vias underneath the pad. The SRC pins also conduct substantial heat from the MOSFET. Connect all the SRC pins to a plane of 1oz or 2oz copper.




Figure 5. Recommended PCB Layout

### **Design Example 1**

As a design example, take an application with the following specifications:  $V_{IN} = 10V$  to 14VDC with a transient of 100V and duration of 2ms,  $V_{OUT} \le 20V$  and cold crank to 3V for 40ms. Maximum load of 1A.

To clamp  $V_{\text{OUT}}$  to less than 20V, the required  $V_{\text{CC}}$  clamp is given by Equation 13.

$$V_{CC} (Clamp) = V_{OUT} - 10.5V$$
 (13)  
= 20V - 10.5V = 9.5V

The selection of a 8.2V Zener diode for D1 limits the voltage at the V<sub>OUT</sub> to less than 20V during a 100V surge. The minimum required voltage at the V<sub>CC</sub> pin is 8V when V<sub>IN</sub> is at 10V; the V<sub>CC</sub> pin input current is less than 30 $\mu$ A. The maximum value for R1 to ensure proper operation is given by Equation 14.

$$R1 = \frac{Min V_{IN} - Min V_{CC}}{Supply Current} = \frac{10V - 8V}{30\mu A} = 66.7k (14)$$

We used R1 of 68.1k.

The maximum current through R1 into D1 during transients is then calculated using Equation 15.

$$I_{D1} = \frac{100V - 8.2V}{68.1k\Omega} = 1.35 \text{mA}$$
(15)




Figure 6. Design Example 1: 12V/1A Application Survives 100V, 2ms OV Transient




Figure 7. Surge Stopper with Output Clamped Below 60V with 100V/1A/400ms Overvoltage Protection

CMHZ5237B can handle 500mW indefinitely and 1W for 1 second. Maintaining a V<sub>CC</sub> of 8V during cold crank will require a very large C1 since D1 clamps voltage across C1 at 8.2V when V<sub>CC</sub>=12V. We therefore use V<sub>CC</sub> of > 4V during cold crank to calculate C1. The load current should remain low during cold crank to avoid heating up the internal MOSFET. The V<sub>CC</sub> pin needs at least 4V to operate through cold crank from 12V down to 3V for 40ms. The value of C1 can be calculated by Equation 16.

$$V_{CC} = \left[V_{IN(NOM)} - V_{IN(LOW)}\right] \bullet e^{\frac{-t}{R1 \bullet C1}} + V_{IN(LOW)}$$
$$4V = \left[8.2V - 3V\right] \bullet e^{\frac{-40ms}{68.1k \bullet C1}} + 3V \tag{16}$$

C1 = -40ms/(68.1k • In 
$$\left[\frac{(4V - 3V)}{(8.2V - 3V)}\right]$$
) = 0.357µF

 $0.47\mu$ F is chosen to accommodate for the supply current of the part and other conditions. With C1 =  $0.47\mu$ F and R1 =  $68.1k\Omega$ , high voltage transients up to 100V with a pulse width of less than 2ms are filtered out at the V<sub>CC</sub> pin. Longer surges are suppressed by D1.

 $R_{DRN}$  is chosen to produce a current into the DRN pin of 1mA, during the maximum overvoltage transient event (Equation 17).  $V_{OUT}$  is clamped to 8.2V + 10.5V or 18.7V.

$$R_{DRN} = \frac{100V - 18.7V}{1mA} = 81.3k\Omega$$
(17)

82.5k $\Omega$  is chosen as the next bigger value. The GATE pin pull-up current is 20µA typically, it takes a while to pull the GATE pin high during input transient. So the MOSFET sees a larger V<sub>DS</sub> initially and the worst case P $\sqrt{t}$  occur when V<sub>IN</sub> is minimum and load current is at its maximum when the input transient occur (Equation 18).

$$P\sqrt{t} = I_{LOAD} \bullet V_{DS} \bullet \sqrt{t}$$

$$P\sqrt{t} = (1A) \bullet (100V - 10V) \bullet \sqrt{2ms}$$

$$P\sqrt{t} = 4.02W\sqrt{s}$$
(18)

Next calculate the sense resistor (R<sub>SNS</sub>) value with a current limit of greater than 1A with 10% tolerance (Equation 19).

$$R_{SNS} = \frac{45mV}{1.1 \cdot 1A} = 40.9m\Omega$$
(19)

We will use  $40m\Omega$ , which gives a current limit of 1.25A. Next we select  $C_{TMR}$  to shut off the MOSFET if the 100V transient is longer than 2ms at maximum load of 1A (Equation 20).

$$I_{\text{TMR}(\text{OV})} = \left(0.0917 \left[\frac{\sqrt{A}}{V}\right] \bullet I_{\text{D}} \bullet R_{\text{SNS}} \bullet \sqrt{\frac{V_{\text{DS}}}{R_{\text{DRN}}} - 70[\mu\text{A}]}\right)$$
$$I_{\text{TMR}(\text{OV})} = \left(0.0917 \left[\frac{\sqrt{A}}{V}\right] \bullet 1\text{A} \bullet 0.04\Omega \bullet \sqrt{\frac{100V - 10V}{82.5k} - 70[\mu\text{A}]}\right) (20)$$
$$= 117.2\mu\text{A}$$

Next the value is calculated using Equation 21 to achieve a fault time of greater than 2ms:

$$C_{TMR} = I_{TMR(OV)} \bullet \frac{t_{TMR}}{V_{TMR}}$$

$$C_{TMR} = 0.193 \mu F$$
(21)

So we choose a  $C_{TMR}$  = of 0.22µF. Next, we need to make sure that the chosen  $C_{\mbox{TMR}}$  allow enough time to power up the output (Equation 22).

$$C_{TMR} = \frac{I_{TMR}(UP) \bullet t_{INRUSH}}{V_{TMR}}$$
(22)

where (Equation 23).

$$t_{\text{INRUSH}} = \frac{V_{\text{IN}} \bullet C_{\text{OUT}}}{I_{\text{INRUSH}}}$$
  
=  $\frac{V_{\text{IN}} \bullet C_2}{I_{\text{GATE}(\text{UP})}}$   
=  $\frac{14V \bullet 47\text{nF}}{20\mu\text{A}}$  = 32.9ms  
 $I_{\text{TMR}(\text{UP})} \approx 1.5\mu\text{A at power up:}$   
 $V_{\text{TMR}} = 1.5\mu\text{A} \bullet \frac{32.9\text{ms}}{0.22\mu\text{F}} \approx 0.224\text{V},$  (23)

which is much lower than the 1.215V trip off threshold.

0.22µF

Next, we need to check to make sure that in the case of a severe output short where  $V_{OUT} = 0V$ , the power dissipation in the MOSFET is also within the safe operating area (Equation 24a & 24b).

$$I_{\text{TMR(SC)}} = \left[ 0.0917 \bullet (62\text{mV}) \\ \bullet \sqrt{\frac{14\text{V}}{82.5\text{k}}} - 70 \bullet 10^{-6} \right] + 24 \bullet 10^{-6} \quad (24a)$$

 $I_{TMR(SC)} = 80.8 \mu A$ 

$$t_{\text{TMR}} = 0.22 \mu \text{F} \bullet \frac{1.215 \text{V}}{80.8 \mu \text{A}} = 3.31 \text{ms}$$
 (24b)

The power dissipation in the MOSFET is given by Equation 25.

P = 14V • 
$$\frac{62mV}{40m\Omega}$$
 = 21.7W (25)  
P $\sqrt{t}$  = 1.248W $\sqrt{s}$ 

During an output overload or soft short, the voltage at the OUT pin could stay at 3V or higher. The total overcurrent fault time when  $V_{OUT} = 3V$  is given by Equation 26a & 26b.

$$I_{\text{TMR}(\text{OC})} = \begin{bmatrix} 0.0917 \bullet (50\text{mV}) \\ \bullet \sqrt{\frac{11\text{V}}{82.5\text{k}}} - 70 \bullet 10^{-6} \end{bmatrix} + 6 \bullet 10^{-6} \quad (26a)$$

$$I_{\text{TMR}(\text{OC})} = 42.5 \text{IIA}$$

 $TMR(0C) = 42.5\mu A$ 

$$t_{\text{TMR}} = 0.22 \mu F \cdot \frac{1.215 V}{42.5 \mu A} = 6.29 \text{ms}$$
 (26b)

The power dissipation in the MOSFET is given by Equation 27.

$$P = (14V - 3V) \bullet \frac{50mV}{40m\Omega} = 13.75W$$

$$P\sqrt{t} = 1.09W\sqrt{s}$$
(27)

These conditions are within the  $10W\sqrt{s}$  safe operating area of the MOSFET.

### **Design Example 2**

A second design example has the following specifications:  $V_{IN} = 24V_{DC}$  with a transient of 100V peak and a duration of 400ms like a load dump waveform,  $V_{OUT} \le 60V$ , load of 1A.

There are a few methods to clamp V<sub>OUT</sub> to less than 60V, we can use the LTC4381-2 by connecting SEL pin to IN to clamp V<sub>OUT</sub> to 47V. Or we can use a LTC4381-4 and clamp V<sub>CC</sub> to <50V. A third method is to regulate V<sub>OUT</sub> directly using a 56V Zener and NPN as shown in Figure 7. This method gives a slightly tighter V<sub>OUT</sub> clamp at an expense of more external components.

Since IN can go as high as 100V, a clamp at  $V_{CC}$  pin is needed to limit it to <80V. Use Zener CMZ5945B as D1 which limits  $V_{CC}$  to <68V.

The maximum current through R1 into D1 during transients is then calculated by Equation 28.

$$I_{D1} = \frac{100V - 68V}{100k\Omega} = 0.32mA$$
(28)

Power dissipated in D1 is 22mW.

 $R_{DRN}$  is chosen to produce a current into the DRN pin of less than 1mA, during the maximum overvoltage transient event (Equation 29).

$$R_{DRN} = \frac{100V - 24V}{1mA} = 76k\Omega$$
(29)

 $100 \text{k}\Omega$  is chosen to give enough margin.

The MOSFET stress can be calculated using the prototypical transient waveform shown in Figure 3 using  $t_r = 5ms$ ,  $V_{PK} = 100V$  and  $\tau = 200ms$  (Equation 30).

$$a = V_{REG} - V_{IN} = 56.7V - 24V = 32.7V$$
  

$$b = V_{PK} - V_{IN} = 100V - 24V = 76V$$
  

$$P\sqrt{t} = I_{LOAD} \begin{bmatrix} \frac{1}{3}t_r \frac{(b-a)^3}{b} \\ +\frac{1}{2}\tau \left( 2a^2 \ln \frac{b}{a} + 3a^2 + b^2 - 4ab \right) \end{bmatrix}^{1/2}$$
(30)

 $P\sqrt{t} = 9.3W\sqrt{s}$ 

This is within the LTC4381 SOA limit of  $10W\sqrt{s}$ .

Next calculate the sense resistor ( $R_{SNS}$ ) value with a current limit of greater than 1A with 20% tolerance (Equation 31).

$$R_{SNS} = \frac{50mV}{I_{LIM}} = \frac{50mV}{1.2A} = 41.67m\Omega$$
(31)

We will use  $40m\Omega$ , which gives a current limit of 1.25A.

The load dump waveform can be represented as an exponentially decaying waveform with a time constant of 0.2sec (Equation 32).

$$V_{\rm IN} = 100 V e^{-t/0.2s}$$
 (32)

The LTC4381 clamps the V<sub>OUT</sub> at 56.7V, (56V from D2 and 0.7V from V<sub>BE</sub> of Q2) which means that V<sub>DS</sub> and ITMR drops to zero when V<sub>IN</sub> drops to 56.7V. To find the time t when this happen, we use Equation 33.

$$t = -0.2s \bullet \ln\left(\frac{56.7V}{100V}\right) = 0.113s$$
(33)

 $V_{DS}$  can be approximated as a triangular waveform with a peak of 100V – 56.7V or 43.3V and a time base of 0.113sec. We take half of the peak, 21.65V to calculate the ITMR (Equation 34).

$$I_{\text{TMR}(\text{OV})} = \left(0.0917 \left[\frac{\sqrt{A}}{V}\right] \bullet I_{\text{D}} \bullet R_{\text{SNS}} \bullet \sqrt{\frac{V_{\text{DS}}}{R_{\text{DRN}}} - 70\mu\text{A}}}\right)$$

$$I_{\text{TMR}(\text{OV})} = \left(0.0917 \left[\frac{\sqrt{A}}{V}\right] \bullet 1\text{A} \bullet 0.04\Omega \bullet \sqrt{\frac{21.65V}{100k} - 70\mu\text{A}}}\right)$$
(34)
$$I_{\text{TMR}(\text{OV})} = 44\mu\text{A}$$

$$C_{\text{TMR}} = \frac{t \bullet I_{\text{TMR}}}{V_{\text{TMR}}}$$

$$C_{TMR} = \frac{0.113s \cdot 44\mu A}{1.215 V}$$
  
 $C_{TMR} = 4.1\mu F$ 

We shall use a  $4.7\mu$ F capacitor for more margin. Next, we need to make sure that the chosen CTMR allow enough time to power up the output (Equation 35).

$$C_{TMR} = \frac{I_{TMR}(UP) \bullet t_{INRUSH}}{V_{TMR}}$$

$$t_{INRUSH} = \frac{V_{IN} \bullet C_{OUT}}{I_{INRUSH}}$$

$$= \frac{V_{IN} \bullet C_{2}}{I_{GATE}(UP)}$$

$$= \frac{24V \bullet 47nF}{20\mu A} = 56.4ms$$

$$I_{TMR}(UP) \approx 1.5\mu A \text{ at power up:}$$

$$1.5\mu A \bullet 56.4ms$$

$$V_{\text{TMR}} = \frac{1.5\mu\text{A} \bullet 56.4\text{ms}}{4.7\mu\text{F}} \approx 18\text{mV}$$

Next, we need to check to makes sure that in the case of a severe output short where  $V_{OUT} = 0V$ , the power dissipation in the MOSFET is also within the safe operating area (Equation 36a & 36b).

$$I_{\text{TMR(SC)}} = \begin{bmatrix} 0.0917 \bullet (62\text{mV}) \\ \bullet \sqrt{\frac{24\text{V}}{100\text{k}}} - 70 \bullet 10^{-6} \end{bmatrix} + 24 \bullet 10^{-6} \quad (36a)$$

 $I_{TMR(SC)} = 98.1 \mu A$ 

Г

$$V_{\text{TMR}} = \frac{4.7\mu\text{F} \cdot 1.215\text{V}}{98.1\mu\text{A}} = 58.2\text{ms}$$
(36b)

The power dissipation in MOSFET is given by Equation 37.

$$P = 24V \bullet \frac{62mV}{40m\Omega} = 37.2W$$

$$P\sqrt{t} = 8.97W\sqrt{s}$$
(37)

During an output overload or soft short, the voltage at the OUT pin could stay at 3V or higher. The total overcurrent fault time when  $V_{OUT} = 3V$  is given by Equation 38a & 38b.

$$I_{\text{TMR}(0C)} = \left[ 0.0917 \bullet (50\text{mV}) \\ \bullet \sqrt{\frac{21\text{V}}{100\text{k}} - 70 \bullet 10^{-6}} \right] + 6 \bullet 10^{-6} \quad (38a)$$

 $I_{TMR(OC)} = 60.3 \mu A$ 

$$t_{\text{TMR}} = 4.7 \mu \text{F} \bullet \frac{1.215 \text{V}}{60.3 \mu \text{A}} = 94.7 \text{ms}$$
 (38b)

The power dissipation in MOSFET is given by Equation 39.

$$P = (24V - 3) \bullet \frac{50mV}{40m\Omega} = 26.25W$$

$$P\sqrt{t} = 8.08W\sqrt{s}$$
(39)

These conditions are within the safe operating area of the MOSFET.

# TYPICAL APPLICATION




Figure 8. 12V Hot Swap Controller with Input UV Detection with 60V/2A/3.5ms Overvoltage Protection




Figure 9. 28V Surge Stopper with Output Clamped to Below 40V with 100V/1A/6ms Overvoltage Protection

### **TYPICAL APPLICATION**




Figure 10. -60V Reverse Battery Protection with 100V/1A/3ms Overvoltage Protection






Figure 11. 28V, 20A eFuse

# PACKAGE DESCRIPTION



DKE Package 32-Lead Plastic DFN (7mm × 5mm) (Reference LTC DWG # 05-08-1789 Rev A)



RECOMMENDED SOLDER PAD LAYOUT APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED

# **REVISION HISTORY**

REV	DATE	DESCRIPTION	PAGE NUMBER
Α	07/22	Changed Part Description.	1
		Added a new MOSFET Avalanche Current spec in EC Table.	3
		Changed labels of Timer pin current Spec.	4
		Replaced Current Limit vs Output Voltage curve.	6
		Changed labels in Timer pin current Equations.	13-14, 16-21
		Changed text in Supply Transient Protection section.	14
		Changed Equation 14 and 15.	17
		Added Timer pin current Equations.	19-21
		Added Figure 11: 28V. 20A eFuse.	23
		Changed Figure 12's R <sub>DRN</sub> and CTMR value.	26