

FEATURES

- \blacksquare +36dBm Input IP3
- ⁿ **2.4dB Conversion Gain**
- Low Noise Figure: <10dB
- ⁿ +**18dBm Ultra High Input P1dB**
- 670mW Power Consumption
- ⁿ **2.5V to 3.6V Operation**
- 50Ω Single-Ended RF and LO Inputs
- OdBm LO Drive Level
- **Low Power Mode**
- \blacksquare –40°C to 105°C Operation (T_C)
- Small Solution Size
- Enable Pin
- **16-Lead (4mm** \times **4mm) QFN Package**

APPLICATIONS

- GSM, LTE, LTE-Advanced Basestations
- Repeaters
- **DPD Observation Receiver**
- Public Safety Radios, Military and Defense
- Avionics Radios and TCAS Transponders
- Active Phased-Array Antennas
- White-Space Radio Receiver

DESCRIPTION 300MHz to 3.5GHz Ultra-High Dynamic Range Downconverting Mixer

The [LTC®5551](http://www.linear.com/LTC5551) is a 2.5V to 3.6V mixer optimized for RF downconverting mixer applications that require very high dynamic range. **The LTC5551 covers the 300MHz to 3.5GHz RF Frequency range with LO frequency range of 200MHz to 3.5GHz.** The LTC5551 provides very high IIP3 and P1dB with low power consumption. A typical application is a basestation receiver covering 700MHz to 2.7GHz frequency range. The RF input can be matched for a wide range of frequencies and the IF is usable up to 1GHz.

A low power mode is activated by pulling the ISEL pin high, reducing the power consumption by about 1/3, however, with a corresponding reduction in IIP3 to approximately +29dBm. The mixer can also be turned on or off by using the EN pin.

The LTC5551's high level of integration minimizes the total solution cost, board space and system level variation, while providing the highest dynamic range for demanding receiver applications.

 $\overline{\mathcal{L}}$, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents, including 8558605.

Typical Application

1

Absolute Maximum Ratings Pin Configuration

(Note 1)

CAUTION: This part is sensitive to electrostatic discharge (ESD). It is very important that proper ESD precautions be observed when handling the LTC5551.

Order Information

Consult LTC Marketing for parts specified with wider operating temperature ranges. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

The l **denotes the specifications which apply over the full operating**

AC Electrical Characteristics

temperature range, otherwise specifications are at T_C = 25°C. V_{CC} = 3.3V, EN = High, ISEL = Low, P_{LO} = 0dBm, unless otherwise **noted. Test circuit shown in Figure 1. (Notes 2, 3)**

The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T $_{\rm C}$ = 25°C. **VCC = 3.3V, EN = High, PLO = 0dBm, PRF = 0dBm (0dBm/tone for 2-tone tests), unless otherwise noted. Test circuit shown in Figure 1. (Notes 2, 3)**

PARAMETER	CONDITIONS	MIN TYP	MAX	UNITS
Power Conversion Gain	RF = 400MHz, High Side LO $RF = 850MHz$, High Side LO RF = 1950MHz, Low Side LO $RF = 2700MHz$, Low Side LO	3.2 2.8 2.4 1.7		dB dB dB dB
Conversion Gain Flatness	$RF = 1870MHz \pm 100MHz$, LO = 1700MHz, IF = 170 \pm 100MHz	±0.2		dB
Conversion Gain vs Temperature	$T_C = -40^{\circ}$ C to 105°C, RF = 1950MHz, Low Side LO	-0.013		dB ^o C
2-Tone Input 3rd Order Intercept $(\Delta f = 2MHz)$	$RF = 400MHz$, High Side LO $RF = 850MHz$, High Side LO RF = 1950MHz, Low Side LO RF = 2700MHz, Low Side LO	33.2 35.2 35.5 38.1		dBm dBm dBm dBm
2-Tone Input 2 nd Order Intercept $(\Delta f = 154 MHz = f_{1M2})$	$RF = 400MHz$ (477MHz/323MHz), $LO = 553MHz$ RF = 850MHz (927MHz/773MHz), LO = 1053MHz RF = 1950MHz (2027MHz/1873MHz), LO = 1797MHz RF = 2700MHz (2777MHz/2623MHz), LO = 2547MHz	65.8 68.2 58.4 57.1		dBm dBm dBm dBm
SSB Noise Figure	$RF = 400MHz$, High Side LO $RF = 850MHz$, High Side LO RF = 1950MHz, Low Side LO RF = 2700MHz, Low Side LO	10.6 9.1 9.7 10.9		dB dB dB dB
SSB Noise Figure Under Blocking	RF = 850MHz, High Side LO, 750MHz Blocker at 5dBm RF = 1950MHz, Low Side LO, 2050MHz Blocker at 5dBm	16.5 16.9		dB dB
1/2 IF Output Spurious Product (f_{BF} Offset to Produce Spur at f_{IF} = 153MHz)	850MHz: RF = 926.5MHz at -3dBm, LO = 1003MHz 1950MHz: RF = 1873.5MHz at -3dBm, LO = 1797MHz	-66 -68		dBc dBc
1/3 IF Output Spurious Product (f_{RF} Offset to Produce Spur at f_{IF} = 153MHz)	850MHz: RF = 952 MHz at -3 dBm, LO = 1003MHz 1950MHz: RF = 1848MHz at -3 dBm, LO = 1797MHz	-97 -93		dBc dBc
Input 1dB Compression	$RF = 400MHz$, High Side LO RF = 850MHz, High Side LO RF = 1950MHz, Low Side LO RF = 2700MHz, Low Side LO	17.1 17.8 18.0 18.7		dBm dBm dBm dBm

0.3GHz to 3.5GHz Downmixer Application: IF = 153MHz, ISEL = Low, unless otherwise noted. (Notes 2, 3)

AC Electrical Characteristics

The l **denotes the specifications which apply over the full operating** temperature range, otherwise specifications are at T_A = 25°C. V_{CC} = 3.3V, EN = High, P_{LO} = 0dBm, P_{RF} = 0dBm (0dBm/tone for 2-tone **tests), unless otherwise noted. Test circuit shown in Figure 1. (Notes 2, 3)**

Low Power Mode, 0.3GHz to 3.5GHz Downmixer Application: IF = 153MHz, ISEL = High (Notes 2, 3)

DC ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at T_C = 25°C. V_{CC} = 3.3V, EN = High, ISEL = Low, unless otherwise noted. Test circuit **shown in Figure 1. (Note 2)**

Electrical Characteristics

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC5551 is guaranteed functional over the –40°C to 105°C case temperature range.

Note 3: SSB Noise Figure measurements performed with a small-signal noise source, bandpass filter and 6dB matching pad on RF input, bandpass filter and 6dB matching pad on the LO input, bandpass filter on the IF output and no other RF signals applied.

Typical DC Performance Characteristics **EN = High, Test circuit shown in Figure 1.**

5

1100MHz to 2700MHz application. Typical AC Performance Characteristics

VCC = 3.3V, EN = High, ISEL = Low, TC = 25°C, PLO = 0dBm, PRF = 0dBm (0dBm/tone for two-tone IIP3 tests, ∆**f = 2MHz), IF = 153MHz, unless otherwise noted. Test circuit shown in Figure 1.**

7

5551fa

1100MHz to 2700MHz application. Typical AC Performance Characteristics

VCC = 3.3V, EN = High, ISEL = Low, TC = 25°C, PLO = 0dBm, PRF = 0dBm (0dBm/tone for two-tone IIP3 tests, ∆**f = 2MHz), IF = 153MHz, unless otherwise noted. Test circuit shown in Figure 1.**

5551 G22

5551 G21

Typical AC Performance Characteristics

1100MHz to 2700MHz application. Low Power Mode. V_{CC} = 3.3V, EN = High, ISEL = High, T_C = 25°C, P_{LO} = 0dBm, P_{RF} = 0dBm (0dBm/tone for two-tone IIP3 tests, ∆f = 2MHz), **IF = 153MHz, unless otherwise noted. Test circuit shown in Figure 1.**

9

5551fa

5551 G41

300MHz to 650MHz application. Typical AC Performance Characteristics

VCC = 3.3V, EN = High, ISEL = Low, TC = 25°C, PLO = 0dBm, PRF = 0dBm (0dBm/tone for two-tone IIP3 tests, ∆**f = 2MHz), IF = 153MHz, unless otherwise noted. Test circuit shown in Figure 1.**

TENEAR

5551 G39

5551 G40

500MHz to 1100MHz application. Typical AC Performance Characteristics

VCC = 3.3V, EN = High, ISEL = Low, TC = 25°C, PLO = 0dBm, PRF = 0dBm (0dBm/tone for two-tone IIP3 tests, ∆**f = 2MHz), IF = 153MHz, unless otherwise noted. Test circuit shown in Figure 1.**

5551 G49

5551 G48

5551 G50

11

5551 G59

5551fa

2300MHz to 3500MHz application. Typical AC Performance Characteristics

VCC = 3.3V, EN = High, ISEL = Low, TC = 25°C, PLO = 0dBm, PRF = 0dBm (0dBm/tone for two-tone IIP3 tests, ∆**f = 2MHz), IF = 153MHz, unless otherwise noted. Test circuit shown in Figure 1.**

5551 G57

5551 G58

Pin Functions

TP (Pin 1): Test Point. It is used for manufacture measurement only. It is recommended to be connected to ground.

RF (Pin 2): Single-Ended Input for the RF Signal. This pin is internally connected to the primary side of the RF input transformer, which has low DC resistance to ground. **A series DC-blocking capacitor should be used to avoid damage to the integrated transformer when DC voltage is present at the RF input.** The RF input impedance is matched under the condition that the LO input is driven with a 0dBm ±6dB source between 0.2GHz and 3.5GHz.

CT (Pin 3): RF Transformer Secondary Center-Tap. This pin must be connected to ground with minimum parasitic resistance and inductance to complete the Mixer's DC current path. Typical DC current is 80mA with LO disabled and 134mA when LO signal is applied.

GND (Pins 4, 9, 11, 13, Exposed Pad Pin 17): Ground. These pins must be soldered to the RF ground plane on the circuit board. The exposed pad metal of the package provides both electrical contact to ground and good thermal contact to the printed circuit board.

EN (Pin 5): Enable Pin. When the input voltage is greater than 1.2V, the mixer is enabled. When the input voltage is less than 0.3V or left open, the mixer is disabled. Typical input current is less than 30μA. This pin has an internal pull-down resistor.

V_{CC} (Pins 6, 7): Power Supply Pins. These pins are internally connected and must be externally connected to a regulated 2.5V to 3.6V supply, with bypass capacitors located close to the pin. Typical current consumption is 70mA through these pins.

ISEL (Pin 8): Low Power Select Pin. When this pin is pulled low (<0.3V) or left open, the mixer is biased at the normal current level for best RF performance. When greater than 1.2V is applied, the mixer operates at reduced current mode, which provides reasonable performance at lower power consumption. This pin has an internal pull-down resistor.

LO (Pin 10): Single-Ended Input for the Local Oscillator. This pin is internally connected to the primary side of the RF input transformer, which has low DC resistance to ground. **A series DC blocking capacitor should be used to avoid damage to the integrated transformer when DC voltage is present at the LO input.**

TEMP (Pin 12): Temperature Sensing Diode. This pin is connected to the anode of a diode that may be used to measure the die temperature, by forcing a current and measuring the voltage.

IF⁻ (Pin 14) and IF⁺ (Pin 15): Open-Collector Differential Outputs for the IF Amplifier. These pins must be connected to a DC supply through impedance matching inductors, or a transformer center-tap. Typical DC current consumption is 67mA into each pin.

IFBIAS (Pin 16): This Pin Allows Adjustment of the IF Amplifier Current. Typical DC voltage is 2.1V. This pin should be left floating for optimum performance.

Block Diagram

Test Circuit

Figure 1. Standard Downmixer Test Circuit Schematic (153MHz IF)

Introduction

The LTC5551 consists of a high linearity double-balanced mixer core, IF buffer amplifier, LO buffer amplifier and bias/enable circuits. See the Block Diagram section for a description of each pin function. The RF and LO inputs are single-ended. The IF output is differential. Low side or high side LO injection can be used. The evaluation circuit, shown in Figure 1, utilizes bandpass IF output matching and an IF transformer to realize a 50Ω single-ended IF output. The evaluation board layout is shown in Figure 2.

For the RF input to be matched, the LO input must be driven. Using components listed in Figure 1, the RF input can be matched from 300MHz to 3.5GHz. The measured RF input return loss is shown in Figure 4 for LO frequencies of 0.5GHz, 1.0GHz. 1.8GHz and 2.8GHz. These LO frequencies correspond to the lower, middle and upper values of the LO range.

The RF input impedance and input reflection coefficient, versus RF frequency, is listed in Table 1. The reference plane for this data is Pin 2 of the IC, with no external matching, and the LO is driven at 1.8GHz.

Figure 2. Evaluation Board Layout

RF Input

The mixer's RF input, shown in Figure 3, is connected to the primary winding of an integrated transformer. A 50Ω match can be realized with a π -network as shown in Figures 1 and 3. The primary side of the RF transformer is DC-grounded internally and the DC resistance of the primary is approximately 4 Ω . A DC blocking capacitor is needed if the RF source has DC voltage present.

The secondary winding of the RF transformer is internally connected to the mixer core. The center-tap of the transformer secondary is connected to Pin 3 (CT). Pin 3 needs to be connected to ground with a minimum parasitic resistance and inductance.

Figure 3. RF Input Schematic

Figure 4. RF Input Return Loss

LO Input

The mixer's LO input circuit, shown in Figure 5, consists of a balun transformer and a two-stage high speed limiting differential amplifier to drive the mixer core. The LTC5551's LO amplifiers are optimized for the 200MHz to 3.5GHz LO frequency range. LO frequencies above or below this frequency range may be used with degraded performance.

The mixer's LO input is directly connected to the primary winding of an integrated transformer. The LO is 50Ω matched from 1GHz to 3.5GHz with a single 3.9pF series

Figure 5. LO Input Schematic

capacitor on the input. Matching to LO frequencies below 1GHz is easily accomplished by adding shunt capacitor C3 shown in Figure 5. Measured LO input return loss is shown in Figure 6.

The nominal LO input level is 0dBm although the limiting amplifiers will deliver excellent performance over a ±6dB input power range. LO input power of –9dBm may be used with slightly degraded performance.

The LO input impedance and input reflection coefficient, versus frequency, is shown in Table 2.

Figure 6. LO Input Return Loss

IF Output

The IF amplifier, shown in Figure 7, has differential opencollector outputs (IF⁺ and IF⁻), and a pin for modifying the internal bias (IFBIAS). The IF outputs must be biased at the supply voltage (V_{CC}), which is applied through matching inductors L1 and L2. Alternatively, the IF outputs can be biased through the center tap of a transformer. Each IF output pin draws approximately 67mA of DC supply current (134mA total). For the highest performance, high-Q wire-wound chip inductors are recommended for L1 and L2. Low cost multilayer chip inductors may be substituted, with a slight degradation in performance.

Figure 7. IF Amplifier Schematic with Transformer-Based Bandpass Match

For optimum single-ended performance, the differential IF outputs must be combined through an external IF transformer or discrete IF balun circuit. The evaluation board (see Figures 1 and 2) uses a 4:1 ratio IF transformer for impedance transformation and differential to single-ended transformation. It is also possible to eliminate the IF transformer and drive differential filters or amplifiers directly.

The IF output impedance can be modeled as 950 Ω in parallel with 1.2pF at IF frequencies. An equivalent smallsignal model is shown in Figure 8. Frequency-dependent differential IF output impedance is listed in Table 3. This data is referenced to the package pins (with no external components) and includes the effects of IC and package parasitics.

Figure 8. IF Output Small-Signal Model

Transformer-Based Bandpass IF Matching

The IF output can be matched using the bandpass IF matching shown in Figures 1 and 7. L1 and L2 resonate with the internal IF output capacitance at the desired IF frequency. The value of L1, L2 is calculated as follows:

L1, L2 = $1/[(2 \pi f_{IF})^2 \cdot 2 \cdot C_{IF}]$

where C_{IF} is the internal IF capacitance (listed in Table 3).

Values of L1 and L2 are tabulated in Figure 1 for various IF frequencies.

For IF Frequency below 80MHz, the inductor values become unreasonably high and the high pass impedance matching network described in a later section is preferred, due to its lower inductor values.

Table 4 summarizes the optimum IF matching inductor values vs IF center frequency, to be used in the standard downmixer test circuit shown in Figure 1. The inductor values listed are less than the ideal calculated values due to the additional capacitance of the 4:1 transformer. Measured IF output return losses are shown in Figure 9.

Table 4. Bandpass Matching Elements Values vs IF Frequency

The resistors R1 and R2 which are connected between the IF+ and IF– is used to assist the IF impedance matching. A lower value of R1, R2 will help improve the IF return loss and broaden the IF bandwidth. However, it will results in lower conversion gain with minor impact to linearity and noise figure performances.

Other 4:1 transformers can be used to replace the TC4- 1-7ALN+ that is used in the standard demoboards. The insertion loss and parasitics of the transformer will impact the overall circuit performance. For IF frequency higher than 300MHz, the TC4-1-17LN+ from Mini-Circuits or the WBC4-6TLB from Coilcraft is preferred.

Figure 9. IF Output Return Loss Bandpass Matching with 4:1 Transformer

Highpass IF Matching

The highpass IF matching circuits shown in Figure 10 can be used when higher conversion gain than that from the standard demoboard is desired. The highpass matching network will have less IF bandwidth than the bandpass matching. It also use smaller inductance values; an advantage when designing for IF center frequency well lower than 80MHz.

Referring to the small-signal output network schematic in Figure 10, the reactive matching element values (L1, L2, C8 and C9) are calculated using the following equations. The source resistance (R_S) is the parallel combination of external resistors R1 + R2 and the internal IF resistance, R_{IF} taken from Table 3. The differential load resistance (R_L) is typically 200Ω, but can be less. C_{IF}, the IF output capacitance, is taken from Table 3. Choosing R_S in the 380 Ω to 450 Ω range will yield power conversion gains around 4dB.

$$
R_S = R_{IF} || 2 \cdot R1
$$
\n
$$
Q = \sqrt{(R_S / R_L - 1)}
$$
\n
$$
R_S > R_L
$$
\n
$$
R_L = Q / R_S + (\omega_{IF} \cdot C_{IF})
$$
\n
$$
L1, L2 = 1/(2 \cdot Y_L \cdot \omega_{IF})
$$
\n
$$
C7, C8 = 2/(Q \cdot R_L \cdot \omega_{IF})
$$

To demonstrate the highpass impedance transformer output matching, these equations were used to calculate the element values for a 80MHz IF frequency and 200 Ω differential load resistance. The measured performance with L1, L2 = 330nH, C8, C9 = $15pF$ is shown in Figure 11. The test conditions are: $P_{RF} = -6dBm$, $P_{LO} = 0dBm$ with

Figure 10. IF Output Circuit for Highpass Matching Element Value Calculations

Figure 11. Performance Using 80MHz Highpass IF Matching Network

Wideband Differential IF Output

IF–

LTC5551

Wide IF bandwidth and high input 1dB compression are obtained by reducing the IF output resistance with resistors R1 and R2. This will reduce the mixer's conversion gain, but will not degrade the IIP3 or noise figure.

The IF matching shown in Figure 12 uses 249 Ω resistors and 470nH supply chokes to produce a wideband 200 Ω differential output. This differential output is suitable for driving a wideband differential amplifier, filter, or a wideband 4:1 transformer.

270pF

470nH

470nH V_{C} IF+ 100Ω

Figure 12. Wideband 200Ω **Differential Output**

249Ω

249Ω

 $270pF$

200Ω LOAD

100Ω

The complete test circuit, shown in Figure 13, uses resistive impedance matching attenuators (L-pads) on the evaluation board to transform each 100Ω IF output to 50Ω. An external 0°/180° power combiner is then used to convert the 100Ω differential output to 50Ω single-ended, to facilitate measurement.

Measured conversion gain and IIP3 at the 200 Ω differential output are plotted in Figure 14. As shown, the conversion gain is flat within 1dB over the 50MHz to 490MHz IF output frequency range.

Figure 14. Conversion Gain and IIP3 vs IF Output Frequency for Wideband 200Ω Differential IF

Figure 13. Test Circuit for Wideband 200Ω Differential Output

The IFBIAS pin (Pin 16) is available for reducing the DC current consumption of the IF amplifier, at the expense of reduced performance. This pin should be left open-circuited for optimum performance. The internal bias circuit produces a 4mA reference for the IF amplifier, which causes the amplifier to draw approximately 134mA. If resistor R3 is connected to Pin 16 as shown in Figure 7, a portion of the reference current can be shunted to ground, resulting in reduced IF amplifier current. For example, $R3 = 1k\Omega$ will shunt away 1.5mA from Pin 16 and the IF amplifier current will be reduced to approximately 90mA. The nominal, open-circuit DC voltage at Pin 16 is 2.1V. Table 5 lists RF performance at 1950MHz vs IF amplifier current.

Table 5. Mixer Performance with Reduced IF Amplifier Current $(RF = 1950MHz, Low Side LO, IF = 153MHz, V_{CC} = 3.3V)$

			--------, - uu				
R ₃ $(k\Omega)$	Icc (mA)	Gc (dB)	IIP ₃ (dBm)	P ₁ d _B (dBm)	ΝF (dB)		
OPEN	204	2.4	35.5	18.0	9.7		
4.7	194	2.4	35.0	17.9	9.4		
2.2	186	2.4	34.2	17.8	9.2		
1.0	164	2.4	31.9	17.3	8.7		
$\sqrt{2}$. \sim \sim \sim \sim \sim \sim $1 - 1 - 1$.							

Low Power Mode

The LTC5551 can be set to low power mode using a digital voltage applied to the ISEL pin (Pin 8). This allows the flexibility to reduce current when lower RF performance is acceptable. Figure 15 shows a simplified schematic of the ISEL pin interface. When ISEL is set low (<0.3V), the mixer operates at maximum DC current. When ISEL is set high (>1.2V), the DC current is reduced, thus reducing power consumption. When floating, the ISEL is pulled low by an internal pull-down resistor, and operates at maximum supply current. The performance in low power mode and nominal power mode are compared in Table 6.

Figure 15. ISEL Interface Schematic

Figure 16. Enable Input Circuit

Enable Interface

Figure 16 shows a simplified schematic of the EN pin interface. To enable the chip, the EN voltage must be higher than 1.2V. The EN voltage at the pin should never exceed the power supply voltage (V_{CC}) by more than 0.3V. If this should occur, the supply current could be sourced through the ESD diode, potentially damaging the IC.

If the EN pin is left floating, its voltage will be pulled low by the internal pull-down resistor and the chip will be disabled.

Temperature Diode

The LTC5551 provides an on-chip diode at Pin 12 (TEMP) for chip temperature measurement. Pin 12 is connected to the anode of an internal ESD diode with its cathode connected to internal ground. The chip temperature can be measured by injecting a constant DC current into Pin 12 and measuring its DC voltage. The voltage vs temperature coefficient of the diode is about –1.72mV/°C with 10µA current injected into the TEMP pin. Figure 17 shows a typicaltemperature-voltagebehaviorwhen 10µA and 80µA currents are injected into Pin 12.

Figure 17. TEMP Diode Voltage vs Junction Temperature (T_J)

Supply Voltage Ramping

Fast ramping of the supply voltage can cause a current glitch in the internal ESD protection circuits. Depending on the supply inductance, this could result in a supply voltage transient that exceeds the maximum rating. A supply voltage ramp time of greater than 1ms is recommended.

Spurious Output Levels

Mixer spurious output levels versus harmonics of the RF and LO are tabulated in Table 7. The spur levels were measured on a standard evaluation board using the test circuit shown in Figure 1. The spur frequencies can be calculated using the following equation:

$$
\mathsf{f}_{SPUR} = (\mathsf{M} \bullet \mathsf{f}_{\mathsf{RF}}) - (\mathsf{N} \bullet \mathsf{f}_{\mathsf{LO}})
$$

Table 7. IF Output Spur Levels (dBc)

 $RF = 1950MHz$, $P_{RF} = 0dBm$, $P_{L0} = 0dBm$, IF = 153MHz, Low Side LO, V_{CC} = 3.3V, EN = High, ISEL = Low, T_C = 25^oC

*Less than –85dBc

Package Description

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

- 3. ALL DIMENSIONS ARE IN MILLIMETERS
-
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION
- ON THE TOP AND BOTTOM OF PACKAGE

Revision History

