

LTC5577

300MHz to 6GHz High Signal Level Active Downconverting Mixer

Features Description

The [LTC®5577](http://www.linear.com/LTC5577) active mixer is optimized for RF downconverting applications that require high input signal handling capability and wide bandwidth. The wideband IF output uses external resistors to set the output impedance, allowing the flexibility to match directly into differential IF loads, such as filters and amplifiers. The part is characterized and specified with a 100 Ω differential output impedance, although it can be used with output impedances ranging from 50Ω to 400Ω, with higher gain and reduced IIP3 and P1dB at the higher impedance levels. The IF output is usable up to 1.5GHz.

In receiver applications, the high input P1dB and IIP3 allow the use of higher gain low noise amplifiers, resulting in higher receiver sensitivity. Integrated transformers on the RF and LO inputs provide single-ended 50Ω interfaces, while minimizing the solution size.

■ CATV Infrastructure **Linear Linear Linear Technology and the Linear Technology and the Linear logo are registered trademarks of Linear** Technology Corporation. All other trademarks are the property of their respective owners.

- ⁿ **+30dBm IIP3**
- ⁿ **+15dBm Input P1dB**
- 0dB Conversion Gain
- Wideband Differential IF Output
- \blacksquare Very Low 2 \times 2 and 3 \times 3 Spurs
- IF Frequency Range Up to 1.5GHz
- ⁿ **Low LO-RF Leakage**
- \blacksquare LO Input 50Ω Matched when Shutdown
- \blacksquare –40°C to 105°C Operation (T_C)
- Very Small Solution Size
- **n** 16-Lead (4mm \times 4mm) QFN package

APPLICATIONS

- Wireless Infrastructure Receivers
- **DPD Observation Receivers**
-

Typical Application

Wideband Downconverting Mixer with 1GHz IF Bandwidth and +15dBm Input P1dB into 100Ω Load

Voltage Conversion Gain and IIP3 vs IF Output Frequency

Absolute Maximum Ratings Pin Configuration **(Note 1)**

CAUTION: THIS PART IS SENSITIVE TO ELECTROSTATIC DISCHARGE (ESD). PROPER ESD HANDLING PRECAU-TIONS MUST BE OBSERVED.

Order Information

2

Consult LTC Marketing for parts specified with wider operating temperature ranges.

Consult LTC Marketing for information on nonstandard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

AC ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_c = 25^\circ \text{C}$, $V_{CC} = 3.3V$, EN = High. Test circuit shown in Figure 1. (Notes 2, 3, 4)

AC ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at T_C = 25°C. V_{CC} = 3.3V, EN = High, P_{LO} = 0dBm, IF = 153MHz, P_{RF} = –3dBm (–3dBm/ **tone for 2-tone tests), unless otherwise noted. Test circuit shown in Figure 1. (Notes 2, 3, 4)**

DC ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at T_C = 25°C, V_{CC} = 3.3V, EN = High, unless otherwise noted. Test circuit shown in **Figure 1. (Note 2)**

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 3: SSB Noise Figure measured with a small-signal noise source, bandpass filter and 2dB matching pad on RF input, and bandpass filter on the LO input.

Note 4: Specified performance excludes external 180° IF combiner loss.

Note 2: The LTC5577 is guaranteed functional over the –40°C to 105°C case temperature range $(\theta_{JC} = 8^{\circ}C/W)$.

Typical DC Performance Characteristics **EN = High, Test circuit shown in Figure 1.**

TEMP Diode Voltage vs Junction Temperature

Typical Performance Characteristics **1300MHz to 4300MHz application. Test circuit shown in**

Figure 1. V_{CC} = 3.3V, T_C = 25°C, P_{LO} = 0dBm, P_{RF} = −3dBm (−3dBm/tone for 2-tone IIP3 tests, ∆f = 2MHz), IF = 153MHz, unless otherwise noted.

2-Tone IIP2 vs RF Frequency

 $(\Delta f_{RF} = 154 MHz = f_{1M2})$ 75 T_{C} = $-40^\circ\mathsf{C}$ \overline{a} T_{C} = 25°C $T_{C} = 85^{\circ}C$ 70 65 IIP2 (dBm) 60 55 50 45 1.3 1.6 1.9 2.5 3.1 1.6 2.2 2.8 3.4 3.7 4.0 4.3 RF FREQUENCY (GHz) 5577 G04

1900MHz Conversion Gain, IIP3 and NF vs LO Power

2550MHz Conversion Gain, IIP3 and NF vs LO Power

3500MHz Conversion Gain, IIP3 and NF vs LO Power

RF Isolation vs RF Frequency LO Leakage vs LO Frequency 70 65 RF-LO 60 55 SOLATION (dB) ISOLATION (dB) 50 45 RF-IF 40 35 30 25 1.3 1.6 1.9 2.5 3.1 1.6 2.2 2.8 3.4 3.7 4.0 4.3 RF FREQUENCY (GHz) 5577 G09

LO to Unbalanced IF Port Leakage vs LO Frequency

6

Typical Performance Characteristics **1300MHz to 4300MHz application. Test circuit shown in** Figure 1. V_{CC} = 3.3V, T_C = 25°C, P_{LO} = 0dBm, P_{RF} = −3dBm (−3dBm/tone for 2-tone IIP3 tests, ∆f = 2MHz), IF = 153MHz, unless otherwise noted.

Typical Performance Characteristics **700MHz to 1000MHz application. Test circuit shown in** Figure 1. V_{CC} = 3.3V, T_C = 25°C, P_{LO} = 0dBm, P_{RF} = −3dBm (−3dBm/tone for 2-tone IIP3 tests, ∆f = 2MHz), IF = 153MHz, unless otherwise noted.

850MHz Conversion Gain, IIP3 and NF vs LO Power

850MHz Conversion Gain, IIP3 and NF vs Supply Voltage

RF Isolation and LO Leakage vs Frequency

2-Tone IF Output Power, IM3 and IM5 vs RF Input Power

Conversion Gain, IIP3, NF and RF Input P1dB vs Temperature

Single Tone IF Output Power, 2 × 2 and 3 × 3 Spurs vs RF Input Power

 IF_{OUT}
(RF = 850MHz)

SSB Noise Figure vs RF Blocker Power

2 × 2 and 3 × 3 Spur Suppression vs LO Power

 -12 -9 -6 -3 0 3 6 9

–95 –85

–75

–65

–55 –45 –35

15

 $LO = 1003MHz$

–15

–25

–5 5

OUTPUT POWER (dBm)

OUTPUT POWER (dBm)

RF INPUT POWER (dBm)

–9 –3 0 12 15

3LO-3RF (RF = 952MHz)

5577 G28

 $2L0-2RF$ $(RF = 926.5MHz)$

Typical Performance Characteristics **375MHz to 525MHz application. Test circuit shown in**

4.9GHz and 5.9GHz applications. IF = 900MHz, Low Side LO, P_{LO} = 0dBm. Test circuit shown in Figure 1.

Pin Functions

GND (Pins 1, 4, 9, 13, 16, Exposed Pad Pin 17): Ground. These pins must be soldered to the RF ground plane on the circuit board. The exposed pad metal of the package provides both electrical contact to ground and good thermal contact to the printed circuit board.

RF (Pin 2): Single-Ended RF Input. This pin is internally connected to the primary winding of the integrated RF transformer, which has low DC resistance to ground. **A series DC-blocking capacitor must be used if the RF source has DC voltage present.** The RF input is 50Ω impedance matched, using the matching element values shown in Figure 1, when the mixer is enabled.

NC (Pins 3, 11): These pins are not connected internally. They can be left floating, connected to ground, or to V_{CC} .

EN (Pin 5): Enable Pin. When the input voltage is greater than 2.5V, the mixer is enabled. When the input voltage is less than 0.3V, the mixer is disabled. Typical input current is less than 30µA. This pin has an internal pull-down resistor.

V_{CC} (Pins 6, 7): Power Supply Pins. These pins must be connected to a regulated 3.3V supply, with a bypass capacitor located close to the pin. Typical DC current consumption is 68mA.

IADJ (Pin 8): Mixer Core Current Adjust Pin. Connecting a resistor between this pin and ground will reduce the mixer core DC supply current. Typical open-circuit DC voltage is 2.2V. This pin should be left floating for optimum performance.

LO (Pin 10): Single-Ended Local Oscillator Input. This pin is internally connected to the primary winding of an integrated transformer, which has low DC resistance to ground. **A series DC-blocking capacitor must be used to avoid damage to the internal transformer.** This input is 50Ω impedance matched from 930MHz to 4GHz, even when the IC is disabled. Operation down to 300MHz or up to 6GHz is possible with the external matching shown in Figure 1.

TEMP (Pin 12): Temperature Sensing Diode. This pin is connected to the anode of a diode that may be used to measure the die temperature, by forcing a current and measuring the voltage.

IF+/IF– (Pin 15/Pin 14): Open-Collector Differential IF Output. These pins must be connected to the V_{CC} supply through impedance-matching inductors or a transformer center tap. Typical DC current consumption is 56mA into each pin.

Block Diagram

test circuit

LS = Low side, $HS = High side. * IF = 900MHz$

Figure 1. Standard Downmixer Test Circuit Schematic (Wideband 100Ω Differential IF Output)

Introduction

The LTC5577 incorporates a high linearity double-balanced active mixer, a high-speed limiting LO buffer and bias/ enable circuits. See the Pin Functions and Block Diagram sections for a description of each pin. A test circuit schematic showing all external components required for the data sheet specified performance is shown in Figure 1. A few additional components may be used to modify the DC supply current or frequency response, which will be discussed in the following sections.

The LO and RF inputs are single ended. The test circuit, shown in Figure 1, is configured with a 100 Ω differential IF output. An external broadband 180° passive combiner is used to combine the differential IF outputs to 50Ω single-ended for characterization and test purposes. The evaluation board layout is shown in Figure 2.

RF Input

A simplified schematic of the mixer's RF input is shown in Figure 3. As shown, one terminal of the integrated RF transformer's primary winding is connected to Pin 2, while the other terminal is DC-grounded internally. For this reason, a series DC-blocking capacitor (C3) is needed if the RF source has DC voltage present. The DC resistance of the primary winding is approximately 3 Ω . The secondary winding of the RF transformer is internally connected to the RF buffer amplifier.

ESD protection diodes are not used on the RF input due to the high RF voltage swing associated with the LTC5577's high IIP3 and input P1dB. The internal RF transformer provides some protection for the RF matching capacitor against human-body model ESD strikes up to 3kV. Proper ESD handling techniques must be employed to avoid damaging this capacitor.

Figure 2. Evaluation Board Layout

The RF input is 50Ω matched from 1300MHz to 4300MHz using $C3 = 8.2pF$ and $C4 = 0.7pF$. Matching to RF frequencies above or below this frequency range is easily accomplished by using the the element values shown in Figure 1. For RF frequencies below 500MHz, series inductor L3 is also needed. The evaluation board does not have provisions for L3, so the RF input trace needs to be cut to install it in series. Measured RF input return losses are shown in Figure 4. The RF input impedance and input reflection coefficient, versus frequency are listed in Table 1.

Table 1. RF Input Impedance and S11 (at Pin 2, No External Matching, Mixer Enabled)

FREQUENCY (MHz)	INPUT IMPEDANCE	S11	
		MAG	ANGLE
200	$4.4 + j8.5$	0.84	163
350	$6.6 + j12.0$	0.78	153
450	$8.3 + j14.4$	0.74	147
575	$10.1 + j17.2$	0.69	141
700	$12.0 + j19.9$	0.66	136
900	$15.4 + j22.8$	0.60	127
1100	$18.9 + j25.9$	0.55	120
1400	$25.2 + j29.5$	0.48	109
1700	$33.2 + j30.9$	0.40	98
1950	$40.0 + j29.1$	0.33	91
2200	$45.2 + j24.3$	0.25	87
2450	$47.1 + j18.0$	0.18	89
2700	$44.7 + j12.8$	0.15	105
3000	$39.1 + j10.7$	0.17	129
3300	$33.0 + j13.8$	0.26	132
3600	$28.4 + j20.1$	0.36	123
3900	$25.2 + j29.1$	0.48	109
4200	$23.5 + j39.1$	0.57	95
4500	$22.8 + j52.1$	0.66	82
4800	$23.6 + j66.1$	0.72	70
5400	$28.6 + j98.2$	0.80	51
6000	$38.0 + j134.4$	0.84	38

Figure 4. RF Input Return Loss

LO Input

A simplified schematic of the LO input, with external components is shown in Figure 5. Similar to the RF input, the integrated LO transformer's primary winding is DC-grounded internally, and therefore requires an external DC-blocking capacitor. Capacitor C5 provides the necessary DC-blocking, and optimizes the LO input match over the 930MHz to 4GHz frequency range. The nominal LO input level is 0dBm although the limiting amplifiers will deliver excellent performance over a ±6dB input power range. LO input power greater than +6dBm may cause conduction of the internal ESD diodes.

Figure 5. LO Input Schematic

To optimize the LO input match for frequencies below 1GHz, the value of C5 is increased and shunt capacitor C6 is added. A summary of values for C5 and C6, versus LO frequency range is listed in Table 2. Measured LO input return losses are shown in Figure 6. Finally, LO input impedance and input reflection coefficient, versus frequency is shown in Table 3.

The LO buffers have been designed such that the LO input impedance does not change significantly when the IC is disabled. This feature only requires that supply voltage is applied. The actual performance of this feature is shown in Figure 7. As shown, the LO input return loss is better than 10dB over the 1GHz to 4GHz frequency range when the IC is enabled or disabled.

Figure 6. LO Input Return Loss

Figure 7. LO Input Return Loss—Mixer Enabled and Disabled

IF Output

The IF output schematic with external matching components is shown in Figure 8. As shown, the output is differential open collector. Each IF output pin must be biased at the supply voltage (V_{CC}), which is applied through the external matching inductors (L1 and L2) shown in Figure 8. Each pin draws approximately 56mA of DC supply current (112mA total). Inductors with less than 1Ω DC resistance, such as Coilcraft 0603LS, are required for the highest IIP3 and P1dB.

The differential IF output impedance can be modeled as a frequency-dependent parallel R-C circuit, using the values listed in Table 4. This data is referenced to the package pins (with no external components) and includes the effects of the IC and package parasitics. Resistors R1 and R2 are used to reduce the output resistance, which increases the IF bandwidth and input P1dB, but reduces the conversion gain.

100Ω Differential IF Output Matching

The standard downmixer test circuit shown in Figure 1 uses 115 Ω resistors to realize a 100 Ω differential output. 560nH pull-up inductors are used to deliver a broadband IF output from 10MHz to greater than 600MHz. C7 and C8 are 1nF DC-blocking capacitors.

Figure 8. IF Output Schematic with External Matching

To match the IF output for frequencies greater than 600MHz, the values of L1 and L2 are selected to resonate with the internal IF capacitance (C_{IF}) at the desired IF center frequency, using the following equation:

$$
L1, L2 = \frac{1}{\left(2 \cdot \pi \cdot f_{|F}\right)^2 \cdot 2 \cdot C_{|F|}}
$$

Table 4 summarizes the optimum IF matching element values, versus IF center frequency, to be used in the standard downmixer test circuit shown in Figure 1. The inductor values are slightly less than the ideal calculated values due to the additional capacitance of the evaluation board traces. Measured differential IF output return losses are shown in Figure 9.

Figure 9. Differential IF Output Return Loss— 100Ω Differential Load

Wideband 50Ω Single-Ended IF Output Matching

For applications that require a 50Ω single-ended IF output, a 2:1 transformer can be added to the 100 Ω differential output as shown in Figure 10. Recommended transformers include the Mini-Circuits TC2-1T+, or Coilcraft WBC2-1T. No other IF matching element changes are required.

Figure 10. 50Ω Single-Ended IF Output

Measured conversion gain and IIP3 using a Mini-Circuits TC2-1T+ (2:1) IF transformer are shown in Figure 11, with the measured performance of the standard 100Ω differential output for comparison. As shown, the single-ended conversion gain is about 0.5dB less up to 700MHz due to the transformer loss. Above 700MHz, the IF transformer loss increases rapidly. Up to 600MHz, both solutions have similar IIP3. Above 600MHz, the transformer version has about 1dB lower IIP3.

Figure 11. Conversion Gain and IIP3 vs IF Output Frequency. 50Ω Single-Ended Output Using a Transformer vs 100Ω Differential Output

Mixer Bias Current Reduction

The IADJ pin (Pin 8) is available for reducing the mixer core DC current consumption at the expense of linearity and P1dB. For the highest performance, this pin should be left floating. As shown in Figure 12, an internal bias circuit produces a 6mA reference current for the mixer core. If a resistor is connected to Pin 8, as shown in Figure 12, a portion of the reference current can be shunted to ground, resulting in reduced mixer core current. For example, R3 = 220 Ω will shunt away 3mA from Pin 8 and reduce the mixer core current by 50%. The nominal, open-circuit DC voltage at the IADJ pin is 2.2V. Table 5 lists DC supply current and RF performance at 1900MHz for various values of R3.

Table 5. Mixer Performance with Reduced Current (RF = 1900MHz, Low Side LO, IF = 153MHz)

Figure 12. IADJ Interface

Enable Interface

Figure 13 shows a simplified schematic of the enable interface. To enable the mixer, the EN voltage must be higher than 2.5V. If the enable function is not required, the pin should be connected directly to V_{CC} . The voltage at the EN pin should never exceed the power supply voltage (V_{CC}) by more than 0.3V. If this should occur, the supply current could be sourced through the ESD diode, potentially damaging the IC.

The EN pin has an internal 300k pull-down resistor. Therefore, the mixer will be disabled with the enable pin left floating.

Supply Voltage Ramping

Fast ramping of the supply voltage can cause a current glitch in the internal ESD clamp circuits connected to the V_{CC} pin. Depending on the supply inductance, this could result in a supply voltage transient that exceeds the 4.0V maximum rating. A supply voltage ramp time greater than 1ms is recommended.

Figure 13. Enable Input Circuit

Spurious Output Levels

Mixer spurious output levels versus harmonics of the RF and LO are tabulated in Table 6. The spur levels were measured on a standard evaluation board using the test circuit shown in Figure 1. Table 6a shows the relative spur levels with an RF input power level of –3dBm while Table 6b shows the same relative spur levels with the RF input power reduced to –6dBm.

The spur frequencies can be calculated using the following equation:

$$
f_{SPUR} = (M \cdot f_{RF}) - (N \cdot f_{LO})
$$

Table 6. IF Output Spur Levels (dBc). RF = 1900MHz, IF = 153MHz, Low Side LO, P_{L0} **= 0dBm,** V_{CC} **= 3.3V,** T_C **= 25°C Table 6a. PRF = –3dBm**

*Less than –90dBc

*Less than –90dBc

Typical Applications

100Ω DIFFERENTIAL LOAD 50Ω 50 Ω

W \leftarrow W Ξ IF– IF+ 50Ω 50Ω C7 C8 1nF 1nF L1 560nH L2 560nH $\boldsymbol{\sim}$ R1 115Ω

WWW - WW $C₂$ 1nF Ŧ ÷ 16 \rightarrow 15 \rightarrow 14 \rightarrow 13 GND IF^+ $IF^ GND$ $IF⁺$ $\mathbf{F}^{\mathbf{1}}$ GND TEMP 12 LTC5577 C3 3.9pF RF_{IN}
700MHz \bullet 2 RF NC 11 $\frac{-C4}{-1}$ TO 4GHz Ξ 17 L4 Tr 1pF C3 GND 9.5nH 2.7pF LO_{IN}
820MHz ۰ ŧ NC 3 LO 10 TO 4.3GHz L7 15nH 4 GND 9 Ē IADJ EN V_{CC} V_{CC} 5 6 7 8 $V_{\rm CC}$
3.3V EN 3.3V C1 C9 DC2070A $\overline{\overline{\mathbf{F}}}^{\mathsf{ijF}}$ 1nF EVAL BOARD 5577 TA02a

700MHz to 4GHz Wideband RF Application

Package Description

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

