

FEATURES DESCRIPTION 100MHz to 70GHz Linear-in-dB RMS Power Detector with 35dB Dynamic Range

- Ultra Wide Matched Input Frequency Range: **100MHz to 70GHz**
- 35dB Linear Dynamic Range (< ±1dB Error)
- ⁿ **28.5mV/dB Logarithmic Slope**
- ⁿ **±2dB Flat Response from 100MHz to 60GHz**
- Accurate RMS Power Measurement of High Crest **Factors (Up to 12dB) Modulated Waveforms**
- **E** Low Power Shutdown Mode
- Low Supply Current: 33mA at 3.3V (Typical)
- Small $2mm \times 2mm$ Plastic DFN8 Package
- I-Grade: -40°C to 105°C Rated H-Grade: −40°C to 125°C Rated with Guaranteed Log-Slope and Log-Intercept
- ESD Rating: 2500V HBM, 1500V CDM

APPLICATIONS

- Point-to-Point Microwave Links
- ⁿ SATCOM
- **n** Instrumentation and Measurement Equipment
- Military Radios
- 5G, LTE, WiFi, Wireless Networks
- RMS Power Measurement
- ⁿ Receive and Transmit Gain Control
- RF PA Transmit Power Control

TYPICAL APPLICATION

100MHz to 70GHz RMS Power Detector Output Voltage vs Frequency

The [LTC®5597](https://www.analog.com/LTC5597?doc=LTC5597.pdf) is a high accuracy RMS power detector that provides a very wide RF input bandwidth, from 100MHz up to 70GHz. This makes the device suitable for a wide range of RF and microwave applications, such as pointto-point microwave links, instrumentation and power control applications.

The DC output voltage of the detector is an accurate representation of the average signal power applied to the RF input. The response is linear-in-dB with 28.5mV/dB logarithmic slope over a 35dB dynamic range with typically better than ±1dB accuracy. The detector is particularly suited for measurement of waveforms with crest factor (CF) as high as 12dB, and waveforms that exhibit a significant variation of the crest factor during measurement.

To achieve higher accuracy and lower output ripple, the averaging bandwidth can be externally adjusted by a capacitor connected between the FLTR and OUT pins.

The enable interface switches the device between active measurement mode and a low power shutdown mode.

All registered trademarks and trademarks are the property of their respective owners. Protected by U.S. patents, including 9330283, 9639719.

1

ABSOLUTE MAXIMUM RATINGS PIN CONFIGURATION

(Note 1)

ORDER INFORMATION

Contact the factory for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. [Tape and reel specifications.](https://www.analog.com/media/en/package-pcb-resources/package/tape-reel-rev-n.pdf?doc=LTC5597.pdf) Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating

temperature range, otherwise specifications are at T_C = 25°C. V_{CC} = 3.3V, EN = 3.3V. CW, 50 Ω source at RF_{IN}, f_{RF} = 2.7GHz, test **circuit is shown in Figure 1.**

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime. The voltage on all pins should not exceed 3.8V, V_{CC} + 0.3V or be less than -0.3V, otherwise damage to the ESD diodes may occur.

Note 2: Not production tested. Guaranteed by design and correlation to production tested parameters.

Note 3: The LTC5597IDC is guaranteed functional over the case temperature range –40°C to 105°C. All limits at –40°C and 105°C are guaranteed by design and production sample testing.

Note 4: The LTC5597HDC is guaranteed functional over the case temperature range –40°C to 125°C. All limits at –40°C and 125°C are guaranteed by 100% production testing.

Note 5: LOG-Linearity Error is the input-referred power measurement error relative to the best fit straight line (output voltage vs input power in dBm) obtained by linear regression at $T_c = 25^{\circ}$ C. The input power range used for the linear regression is from –37dBm to –5dBm for all frequencies. An offset of 0.5dB is added to the LOG-intercept for all frequencies to center the errors over the full temperature range. See also the Application Section for an explanation of measurement error metrics.

Note 6: Range for which the LOG-Linearity Error is within ±1dB.

Note 7: Slope of the best fit straight line obtained by linear regression. **Note 8:** Extrapolated input power level (straight line obtained by linear regression) where the voltage at OUT equals 0V.

Note 9: Power range for which LOG-Linearity Error is within ±1dB, relative to best fit straight line for CW data (see Note 5).

Note 10: Delay from 50% change in RF_{IN} to 50% change in output voltage. **Note 11:** Time required to change voltage at OUT pin from 10% to 90% of final value. Input power stepped from –55dBm to 0dBm.

Note 12: Time required to change voltage at OUT pin from 90% to 10% of initial value. Input power stepped from 0dBm to –55dBm.

Note 13: Time required to change voltage at OUT pin to 90% of final value. Input power 0dBm.

Note 14: Time required to change voltage at OUT pin to 10% of initial value. Input power 0dBm. For higher load impedance the turn-off time will be (much) larger as the OUT interface is high impedance in shutdown mode.

at RFIN, fRF = 2.7GHz, test circuit is shown in Figure 1.

Rev. 0

7

at RFIN, fRF = 2.7GHz, test circuit is shown in Figure 1.

at RFIN, fRF = 2.7GHz, test circuit is shown in Figure 1.

Linearity Error Temperature Variation from 25°C at 1GHz

Linearity Error Temperature Variation from 25°C at 5.8GHz

Variation from 25°C at 18GHz

125°C 105°C 85°C 25°C -40°C -55° C

3.0 2.5 $\circled{2}$ 2.0 1.5 1.0 0.5 0 -0.5 -1.0 -1.5 -2.0 -2.5 -3.0

TEMPERATURE DRIFT ERROR (dB)

Linearity Error Temperature Variation from 25°C at 10GHz

Linearity Error Temperature Variation from 25°C at 24GHz

9

-45 -40 -35 -30 -25 -20 -15 -10 -5 0 5 10

INPUT POWER (dBm)

5597 G26

3.0

at RFIN, fRF = 2.7GHz, test circuit is shown in Figure 1.

5597 G29 -45 -40 -35 -30 -25 -20 -15 -10 -5 0 5 10 2.5 2.0 1.5 1.0 0.5 0 -0.5 -1.0 -1.5 -2.0 -2.5 -3.0 INPUT POWER (dBm) TEMPERATURE DRIFT ERROR (dB) 125°C 105°C 85°C 25°C -40° C -55°C

Linearity Error Temperature Variation from 25°C at 30GHz

Linearity Error Temperature Variation from 25°C at 42GHz

Linearity Error Temperature Variation from 25°C at 60GHz

Linearity Error Temperature Variation from 25°C at 50GHz

Linearity Error Temperature Variation from 25°C at 67GHz

> 125°C 105°C 85°C 25°C -40°C -55°C

6 5 4 3 2 1 0 -1 -2 -3 -4 -5 -6

TEMPERATURE DRIFT ERROR (dB)

TEMPERATURE DRIFT ERROR (dB)

Linearity Error Temperature Variation from 25°C at 52GHz

Linearity Error Temperature Variation from 25°C at 70GHz

-45 -40 -35 -30 -25 -20 -15 -10 -5 0 5 10

INPUT POWER (dBm)

5597_G35

at RFIN, fRF = 2.7GHz, test circuit is shown in Figure 1.

Power Measurement Error Relative to CW for Various Modulation Formats

Linearity Error vs RF Input Power for Various Modulation Formats, Regression Using CW Slope and Intercept Values

Output Transient Response to RF Input Pulse

at RFIN, fRF = 2.7GHz, test circuit is shown in Figure 1.

Power Measurement Error vs Frequency, Relative to Response at 18GHz

Output Voltage vs Output Current (Positive=Sourcing, Negative=Sinking)

13

Rev. 0

TYPICAL PERFORMANCE CHARACTERISTICS V_{CC} = 3.3V, EN = 3.3V, T_C= 25°C. CW, 50Ω Source

at RFIN, fRF = 2.7GHz, test circuit is shown in Figure 1.

TYPICAL PERFORMANCE CHARACTERISTICS

at RFIN, fRF = 2.7GHz, test circuit is shown in Figure 1.

 V_{CC} = 3.3V, EN = 3.3V, T_C= 25°C. CW, 50Ω Source

PIN FUNCTIONS

V_{CC} (Pin 1): Power Supply Pin. Typical current consumption is 33mA at room temperature. This pin should be externally bypassed with a 100nF capacitor.

OUT(Pin 2): Detector Output. The DC voltage at this pin varies linearly with the RF input power level in dBm. This output is able to drive a 50Ω load. To avoid permanent damage, do not short to V_{CC} or GND. In shutdown mode (EN = Low), this interface becomes high impedance, to avoid discharge of capacitors in an external ripple filter.

FLTR (Pin 3): An optional capacitor connected between FLTR and OUT (Pin 2) reduces the detector ripple averaging bandwidth. This will also increase the rise and fall times of the detector. To avoid permanent damage to the circuit, the DC voltage at this pin should not exceed 0.4V.

GND (Pins 4, 5, 7, Exposed Pad Pin 9): Circuit Ground. All ground pins are internally connected together. Pins 5 and 7 should be used as RF return ground and connected to the transmission line interfacing to RF_{IN} (pin 6).

RFIN (Pin 6): RF Input. This pin is internally DC-coupled to GND through a 50 Ω termination resistor. To avoid damage to the internal circuit, the DC voltage applied to this pin should not exceed 1V. The ground-signal-ground arrangement of pins 5 through 7 support termination of pin 6 by a high frequency transmission line, such as a grounded co-planar waveguide (GCPW). No external decoupling capacitor is necessary as long as the DC voltage on pin 6 is kept below 1V.

EN (Pin 8): Chip Enable. A voltage above 1.1V applied to this pin will bring the device into normal operating mode. A voltage below 0.6V will bring the device into a low power shutdown mode. Do not float this pin.

TEST CIRCUIT

| REF DES | VALUE | SIZE | PART NUMBER | |
|---------------------------------|--|-------------|--------------------------------|--|
| C1 | 100nF | 0402 | MURATA 935152424610-T3N | |
| C ₃ , C ₄ | NC | 0402 | | |
| C8 | 10pF | 0402 | MURATA GRM155C1H100JA01D | |
| R1 | 470Ω | 0402 | VISHAY CRCW0402470RFKED | |
| R ₂ | 1Ω | 0402 | VISHAY CRCW04021R00FNED | |
| R ₇ | ΝC | 0402 | | |
| J1 | 1.85mm JACK to EDGE- LAUNCH, DC-67GHz | | SOUTHWEST MICROWAVE 1892-03A-6 | |
| J3 | SMA 50 Ω EDGE-LAUNCH | | E.F. JOHNSON, 142-0701-851 | |

Figure 1. Test Schematic Optimized for 100MHz to 70 GHz

Figure 2a. Top Side of Evaluation Board Figure 2b. Bottom Side of Evaluation Board

The LTC5597 is a true RMS RF power detector, capable of measuring an RF signal over the frequency range from 100MHz to 70GHz, independent of input waveforms with different crest factors such as CW, WCDMA, OFDM (LTE and WiFi) signals. Up to 35dB dynamic range is achieved with a very stable output within the full case temperature range.

RF Input

The single-ended RF input is internally matched to 50 Ω , both in active mode and the low power shutdown mode. The DC voltage applied to this pin should be kept below 1V, to avoid damage to the internal circuitry, depicted in [Figure 3](#page-16-0).

Figure 3. Simplified Schematic of the RF_{IN} Interface

Together with GND Pin 5 and Pin 7, RF_{IN} (Pin 6) forms a ground-signal-ground configuration that can interface directly with a co-planar waveguide on the PCB. The recommended design is depicted in [Figure 4.](#page-16-1)

To minimize reflections at high frequencies, the center strip has been chosen the same width as the RF_{IN} package pin (10mils).

The LTC5597 evaluation board uses a 5mils thick layer of Rogers RO3003 material for the top substrate to achieve low dielectric losses up to 70GHz. The other two substrates on the board are regular FR-4 material. Using this configuration, a 50 Ω characteristic impedance is obtained for a 9mils gap width between the center strip and the two ground return conductors. Vias connecting the top ground conductors with the second metal ground plane should be placed along the edge of the GCPW top ground conductors. Via dimensions should be kept as small as possible. The evaluation board uses vias with a diameter of 6mils or 8mils including the metal edge ring (donut).

Figure 4. Grounded Co-Planar Waveguide (GCPW) to Interface RF_{IN}

FLTR Interface (Pin 3):

This pin enables additional suppression of high frequency ripple in the detector output signal, at the expense of a slower detector response (longer rise time, fall time and propagation delay). As depicted in [Figure 1,](#page-15-0) an external capacitor C3 connected between FLTR and OUT enlarges the amount of feedback capacitance across the output amplifier, and reduces the output filter bandwidth without affecting the current drive capability of the LTC5597. Suitable capacitance values are in the range from 10pF up to 1nF, but the total of feedback and load capacitance (from OUT to signal ground) should not exceed 1nF. Larger capacitance values may result in instability of the output driver.

To avoid permanent damage to the chip, the DC voltage at the FLTR pin should not exceed 0.4V. Similarly, it is not recommended to supply a DC bias current to this pin in excess of about 100μA.

OUT Interface (Pin 2):

The OUT interface, depicted in [Figure 5,](#page-17-0) is a class-AB CMOS output stage that can source and sink over 20mA of load current.

It is able to drive a load resistance of 50Ω (or higher) over the full output voltage range. Short-circuiting the OUT interface should be avoided though, as this can lead to permanent damage of the device. The output driver is stable for capacitive loads up to at least 1nF. This includes any external feedback capacitance between OUT and FLTR, which is essentially experienced as a load by the driver amplifier.

Additional ripple filtering using larger capacitances can be achieved by connecting a series-RC low pass filter to OUT. This however reduces the current drive capability of the output signal, since the filter resistor is placed in series with OUT.

In general, the rise time of the LTC5597 is much shorter than the fall time. An external feedback capacitor between FLTR and OUT increases both rise and fall time, while an RC filter connected in series with OUT will primarily increase the rise time (as long as the time constant is smaller than the fall time).

Figure 5. Simplified Schematic of the OUT Interface

The OUT interface becomes high impedance when the device is put into shutdown mode $(EN = Low)$. This prevents discharge of capacitors in a ripple filter connected to the OUT interface. The fall time of the voltage at the OUT interface when the device is turned off (high to low transition of EN) is therefore dependent on the load impedance. [Figure 6](#page-17-1) shows the output voltage transient when the device is turned off for a 1M Ω load impedance and a 50 $Ω$ load impedance.

Figure 6. Output Voltage Turn-Off Transient for 1MΩ||11pF and 50Ω Load Impedance. Input Power 0dBm, Input Frequency 2700MHz.

Enable Interface (Pin 8)

A simplified schematic of the EN pin interface is shown in [Figure 7.](#page-17-2) The CMOS logic brings the device in its active operating mode for input voltages above 1.1V. Input voltages below 0.6V bring it into a low power shutdown mode. The voltage applied to the EN pin should never exceed V_{CC} by more than 0.3V, and never decrease below GND by 0.3V. Otherwise, permanent damage to the ESD diodes may occur. Placing an external resistor of at least several hundred Ω in series with the EN interface is an effective way to avoid such damage, by limiting the current flowing through the ESD diodes (see [Figure 1\)](#page-15-0).

Figure 7. Simplified Schematic of the EN Interface

Supply Voltage Ramping

Fast ramping of the supply voltage can cause a current glitch in the internal ESD protection circuits. Depending on the supply inductance, this could result in a supply voltage overshooting at the initial transient that exceeds the maximum rating. A supply voltage ramp time of greater than 1ms is recommended. In case this voltage ramp time is not controllable, a small series resistor should be inserted in between the V_{CC} pin and the supply voltage source to mitigate the problem and self protect the IC. The 1 Ω resistor R2 and capacitor C1 shown in [Figure 1](#page-15-0) serve this purpose.

High Accuracy Power Measurement

The power measurement accuracy achieved using a power detector is not only determined by the performance of the power detector device itself, but also by the approach/ methods used to interpret the DC power detector output signal. This can be understood by considering [Figure 8.](#page-18-0)

Figure 8. Power Measurement Concept

Systems for accurate power level measurements on RF signals can conceptually be thought to consist of two elements:

- A high accuracy power detector (like the LTC5597), converting the power level of an RF signal into a DC voltage or current;
- An interpreter (also called an estimator), translating the DC output voltage or current of the power detector back to a power level.

In Figure 8, P_{MEAS} represents the power level measured by the system, i.e. the power level the system thinks is present at its input, while P_{ACT} represents the actual power level present at the detector input. The power measurement error thus equals the difference:

 $P_{FRR} = P_{MFAS} - P_{ACT}$.

The more the interpreter knows about the operating conditions and transfer of the detector, the smaller the measurement error that can be achieved. For example, the interpreter may assume that the detector response is perfectly linear in dB, such that the relationship between input power and output voltage is a straight line:

 $V_{\text{OUT}} = \text{SLOPE} \cdot (P_{\text{MEAS}} - P_{\text{INTERCEPT}})$

This results in a power measurement error equal to:

LOG-Linearity Error = $V_{\text{OUT}}/SLOPE + P_{\text{INTERCFPT}} - P_{\text{ACT}}$

The parameters SLOPE and PINTERCEPT the LOG-slope and LOG-intercept, are best obtained from the actual detector response using linear regression over a suitable power range (where the detector response is close to linear). Better accuracy/smaller errors are obtained if SLOPE and PINTERCEPT are determined for:

- Each detector device individually
- • Each operating temperature
- Each operating frequency

To achieve the best accuracy, it is recommended to determine SLOPE and $P_{\text{INTERCFPT}}$ for each individual unit, requiring a 2-point factory calibration. When temperature drift effects are to be included, SLOPE and PINTERCEPT need to be determined at different operating temperatures and the system needs to incorporate a temperature sensor to determine which parameter values to use for the current operating temperature.

The LOG-linearity error curves in the Typical Performance Characteristics section were obtained using linear regression, applied to the response of the individual detector devices at $T = 25^{\circ}$ C. For all frequencies, the input power range from –37dBm to –5dBm was used. The resulting LOG-linearity error tends to have larger negative values than positive values. To center the error curves within the ±1dB range, an additional 0.5dB was added to the PINTERCEPT parameter. This slightly increases the measurement error at $T = 25^{\circ}$ C, but results in a smaller error over the full temperature range. The calculated LOG-slope and LOG-intercept numbers are displayed in the tables on page 4 and 5.

A better measurement accuracy is achieved if the interpreter uses the actual detector response at $T = 25^{\circ}$ C as model for the detector, instead of the perfect linear-in-dB response described above. The resulting measurement error, the temperature drift error, equals:

Temperature Drift Error = $[V_{OUT}(T)-V_{OUT}(25^{\circ}C)]/SLOPE$

A system that achieves this measurement error should store the full output voltage vs input power response of the detector with suitable resolution. The error curves displayed on page 9 and 10 represent the achieved power measurement accuracy using this configuration.

PACKAGE DESCRIPTION

DC Package 8-Lead Plastic DFN (2mm × **2mm), Flip Chip**