



## LTC6261/LTC6262/LTC6263

## 30MHz, 240µA Power Efficient Rail-to-Rail I/O Op Amps

#### **FEATURES**

Gain Bandwidth Product: 30MHz
 Low Quiescent Current: 240µA

Op Amp Drives up to 1nF Capacitive Loads

■ Offset Voltage: 400µV Maximum ■ Rail-to-Rail Input and Output

Supply Voltage Range: 1.8V to 5.25VInput Bias Current: 100nA Maximum

■ CMRR/PSRR: 100dB/95dB

Shutdown Current: 10uA Maximum

Operating Temperature Range: –40°C to 125°C

 Single in 6-Lead TSOT-23, 2mm × 2mm DFN Packages

Dual in 8-Lead MS8, MS10, TS0T-23, 2mm × 2mm DFN Packages

Quad in MS16 Package

## **APPLICATIONS**

- Micropower Active Filters
- Portable Instrumentation
- Battery or Solar Powered Systems
- Automotive Electronics

## DESCRIPTION


The LTC®6261/LTC6262/LTC6263 are single/dual/quad operational amplifiers with low noise, low power, low supply voltage, and rail-to-rail inputs and outputs. They are unity gain stable with capacitive loads up to 1nF. They feature 30MHz gain-bandwidth product, 7V/µs slew rate while consuming only 240µA of supply current per amplifier operating on supply voltages ranging from 1.8V to 5.25V. The combination of low supply current, low supply voltage, high gain bandwidth product and low noise makes the LTC6261 family unique among rail-to-rail input/output op amps with similar supply current. These operational amplifiers are ideal for low power and low noise applications.

For applications that require power-down, the LTC6261 and LTC6262 in MSOP-10 offer shutdown which reduces the current consumption to 10µA maximum.


The LTC6261 family can be used as plug-in replacements for many commercially available op amps to reduce power and improve input/output range and performance.

## TYPICAL APPLICATION

#### Low Power, Low Distortion ADC Driver



#### LTC6261 Driving LTC2362 ADC




## **ABSOLUTE MAXIMUM RATINGS**

(Note 1)

Supply Voltage: V <sup>+</sup> – V <sup>-</sup> 5.5V
Input Voltage $V^ 0.2$ to $V^+ + 0.2$
Input Current: +IN, -IN, SHDN (Note 2) ±10mA
Output Current: OUT ±20mA
Output Short-Circuit Duration (Note 3) Indefinite
Operating Temperature Range (Note 4)
LTC6261I/LTC6262I/LTC6263I40°C to 85°C
LTC6261H/LTC6262H/LTC6263H40°C to 125°C

Specified Temperature Range (Note 5)	
LTC6261I/LTC6262I/LTC6263I	40°C to 85°C
LTC6261H/LTC6262H/LTC6263H	40°C to 125°C
Maximum Junction Temperature	150°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 sec)	
TS8, MS8, MS only	300°C

## PIN CONFIGURATION



## ORDER INFORMATION http://www

http://www.linear.com/product/LTC6261#orderinfo

TAPE AND REEL (MINI)	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE
LTC6261IS6#TRMPBF	LTC6261IS6#TRPBF	LTGWF	6-Lead Plastic TSOT-23	-40°C to 85°C
LTC6261HS6#TRMPBF	LTC6261HS6#TRPBF	LTGWF	6-Lead Plastic TSOT-23	-40°C to 125°C
LTC6261IDC#TRMPBF	LTC6261IDC#TRPBF	LGZT	6-Lead (2mm × 2mm × 0.8mm) Plastic DFN	-40°C to 85°C
LTC6261HDC#TRMPBF	LTC6261HDC#TRPBF	LGZT	6-Lead (2mm × 2mm × 0.8mm) Plastic DFN	-40°C to 125°C
LTC6262ITS8#TRMPBF	LTC6262ITS8#TRPBF	LTGWK	8-Lead Plastic TSOT-23	-40°C to 85°C
LTC6262HTS8#TRMPBF	LTC6262HTS8#TRPBF	LTGWK	8-Lead Plastic TSOT-23	-40°C to 125°C
LTC6262IDC#TRMPBF	LTC6262IDC#TRPBF	LGWG	8-Lead (2mm × 2mm × 0.8mm) Plastic DFN	-40°C to 85°C
LTC6262HDC#TRMPBF	LTC6262HDC#TRPBF	LGWG	8-Lead (2mm × 2mm × 0.8mm) Plastic DFN	-40°C to 125°C
LTC6262IMS8#PBF	LTC6262IMS8#TRPBF	LTGWJ	8-Lead Plastic MSOP	-40°C to 85°C
LTC6262HMS8#PBF	LTC6262HMS8#TRPBF	LTGWJ	8-Lead Plastic MSOP	-40°C to 125°C
LTC6262IMS#PBF	LTC6262IMS#TRPBF	LTGWM	10-Lead Plastic MSOP	-40°C to 85°C
LTC6262HMS#PBF	LTC6262HMS#TRPBF	LTGWM	10-Lead Plastic MSOP	-40°C to 125°C
LTC6263IMS#PBF	LTC6263IMS#TRPBF	6263	16-Lead Plastic MSOP	-40°C to 85°C
LTC6263HMS#PBF	LTC6263HMS#TRPBF	6263	16-Lead Plastic MSOP	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. Parts ending with PBF are RoHS and WEEE compliant.

For more information on lead free part marking, go to: <a href="http://www.linear.com/leadfree/">http://www.linear.com/leadfree/</a> For more information on tape and reel specifications, go to: <a href="http://www.linear.com/tapeandreel/">http://www.linear.com/tapeandreel/</a>.

## **5V ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . $V_{SUPPLY} = 5V$ , $V_{CM} = V_{OUT} = V_{SUPPLY}/2$ , $C_L = 10pF$ , $V_{SHDN}$ is unconnected.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage	V <sub>CM</sub> = V <sup>-</sup> + 0.3V (PNP Region)	•	-400 -1000	50	400 1000	μV μV
		V <sub>CM</sub> = V <sup>+</sup> – 0.3V (NPN Region)	•	-400 -1000	50	400 1000	μV μV
$V_{OS}$ TC	Input Offset Voltage Drift	$V_{CM} = V^- + 0.3V, V^+ - 0.3V$	•		0.4		μV/°C
I <sub>B</sub>	Input Bias Current (Note 7)	$V_{CM} = V^- + 0.3V$	•	-100 -150	-60	50 150	nA nA
		$V_{CM} = V^+ - 0.3V$	•	-50 -150	10	50 150	nA nA
I <sub>OS</sub>	Input Offset Current	$V_{CM} = V^- + 0.3V$	•	-50 -100	2	50 100	nA nA
		$V_{CM} = V^+ - 0.3V$	•	-50 -100	2	50 100	nA nA
e <sub>n</sub>	Input Voltage Noise Density	f = 1kHz			13		nV/√Hz
	Input Noise Voltage	f = 0.1Hz to 10Hz			1.25		μV <sub>P-P</sub>

# **5V ELECTRICAL CHARACTERISTICS** The ullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . $V_{SUPPLY} = 5V$ , $V_{CM} = V_{OUT} = V_{SUPPLY}/2$ , $C_L = 10$ pF, $V_{\overline{SHDN}}$ is unconnected.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
i <sub>n</sub>	Input Current Noise Density	f = 1kHz, V <sub>CM</sub> = 0V to 4V (PNP Input) f = 1kHz, V <sub>CM</sub> = 4V to 5V (NPN Input)			600 600		fA/√Hz fA/√Hz
R <sub>IN</sub>	Input Resistance	Differential Common Mode			1 10		MΩ MΩ
C <sub>IN</sub>	Input Capacitance	Differential Common Mode			0.4 0.3		pF pF
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> = 0.3V to 3.5V	•	68	100		dB
		$V_{CM} = -0.1V \text{ to } 5.1V$	•	70	95		dB
IVR	Input Voltage Range		•	-0.1		5.1	V
PSRR	Power Supply Rejection Ratio	V <sub>CM</sub> = 0.4V, V <sub>S</sub> Ranges from 1.8V to 5V	•	80 74	95		dB dB
	Supply Voltage Range		•	1.8		5.25	V
$A_V$	Large Signal Gain	V <sub>OUT</sub> = 0.5V to 4.5V, R <sub>LOAD</sub> = 10k	•	100 15	200		V/mV V/mV
		$V_{OUT} = 0.5V$ to 4.5V, $R_{LOAD} = 1k$	•	30 10	100		V/mV V/mV
$V_{0L}$	Output Swing Low (Input Overdrive 30mV).	No Load	•		35	120	mV
	Measured from V	$I_{SINK} = 100 \mu A$	•		50	120	mV
		I <sub>SINK</sub> = 1mA	•		100	170	mV
V <sub>OH</sub>	Output Swing High (Input Overdrive 30mV).	No Load	•		60	130	mV
	Measured from V <sup>+</sup>	I <sub>SOURCE</sub> = 100μA	•		70	140	mV
		I <sub>SOURCE</sub> = 1mA	•		95	150	mV
I <sub>SC</sub>	Output Short-Circuit Current		•	30 20	40		mA mA
I <sub>S</sub>	Supply Current per Amplifier		•	215 160	245	265 300	μA μA
	Supply Current in Shutdown		•		5	7 10	μA μA
I <sub>SHDN</sub>	Shutdown Pin Current	V <sub>SHDN</sub> = 0.6V V <sub>SHDN</sub> = 1.5V	•	40 -10	150 2	700 130	nA nA
$V_{IL}$	SHDN Input Low Voltage	Disable	•			0.6	V
$V_{IH}$	SHDN Input High Voltage	Enable	•	1.5			V
t <sub>ON</sub>	Turn-On Time	SHDN Toggle from 0V to 5V			15		μѕ
t <sub>OFF</sub>	Turn-Off Time	SHDN Toggle from 5V to 0V			6		μѕ
GBW	Gain-Bandwidth Product	f = 200kHz	•	20 15	30		MHz MHz
t <sub>S</sub>	Settling Time, 0.5V to 4.5V, Unity Gain	0.1% 0.01%			0.4 0.5		μs μs
SR	Slew Rate	$A_V = -1$ , $V_{OUT} = 0.5V$ to 4.5V, $C_{LOAD} = 10 pF$ , $R_F = R_G = 10 k\Omega$	•	4.5 3.5	7	16	V/µs V/µs
FPBW	Full Power Bandwidth (Note 8)	4V <sub>P-P</sub>			560		kHz
THD+N	Total Harmonic Distortion and Noise	f = 1kHz, $A_V$ = 2, $R_L$ = 4kΩ, $V_{OUTP-P}$ = 1V $V_{IN}$ = 2.25V to 2.75V			0.0012 98		% dB
I <sub>LEAK</sub>	Output Leakage Current in Shutdown	$V_{\overline{SHDN}} = 0V, V_{OUT} = 0V$ $V_{\overline{SHDN}} = 0V, V_{OUT} = 5V$	•	-100 -100		100 100	nA nA

# **1.8V ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . $V_{SUPPLY} = 1.8V$ , $V_{CM} = V_{OUT} = 0.4V$ , $C_L = 10$ pF, $V_{\overline{SHDN}}$ is unconnected.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage	V <sub>CM</sub> = V <sup>-</sup> + 0.3V	•	-400 -1000	100	400 1000	μV μV
		$V_{CM} = V^+ - 0.3V$	•	-400 -1000	100	400 1000	μV μV
V <sub>OS</sub> TC	Input Offset Voltage Drift	$V_{CM} = V^- + 0.3V, V^+ - 0.3V$	•		0.4		μV/°C
I <sub>B</sub>	Input Bias Current (Note 7)	$V_{CM} = V^- + 0.3V$	•	-100 -150	-10	100 150	nA nA
		$V_{CM} = V^+ - 0.3V$	•	-50 -150	10	50 150	nA nA
I <sub>OS</sub>	Input Offset Current	$V_{CM} = V^- + 0.3V$	•	-150		150	nA
		$V_{CM} = V^{+} - 0.3V$	•	-150		150	nA
en	Input Voltage Noise Density	$f = 1kHz$ , $V_{CM} = 0.4V$			13		nV/√Hz
	Input Noise Voltage	f = 0.1Hz to 10Hz			1.25		μV <sub>P-P</sub>
i <sub>n</sub>	Input Current Noise Density	$f = 1kHz$ , $V_{CM} = 0V$ to 0.8V (PNP Input) $f = 1kHz$ , $V_{CM} = 1V$ to 1.8V (NPN Input)			600 600		fA/√Hz fA/√Hz
R <sub>IN</sub>	Input Resistance	Differential Common Mode			1 10		MΩ MΩ
C <sub>IN</sub>	Input Capacitance	Differential Common Mode			0.4 0.3		pF pF
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> = 0.2V to 1.6V	•	70 62	90		dB dB
IVR	Input Voltage Range		•	-0.1		1.9	V
PSRR	Power Supply Rejection Ratio	V <sub>CM</sub> = 0.4V, V <sub>S</sub> Ranges from 1.8V to 5V	•	80 74	95		dB dB
A <sub>V</sub>	Large Signal Gain	V <sub>OUT</sub> = 0.5V to 1.3V, R <sub>LOAD</sub> = 10k	•	32 10	100		V/mV V/mV
		$V_{OUT} = 0.5V \text{ to } 1.3V, R_{LOAD} = 1k$	•	15 4	35		V/mV V/mV
$V_{0L}$	Output Swing Low (Input Overdrive 30mV), Measured from V <sup>-</sup>	No Load	•		35	50 100	mV mV
		I <sub>SINK</sub> = 100μA	•		47	65 100	mV mV
		I <sub>SINK</sub> = 1mA	•		100	150 180	mV mV

# **1.8V ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . $V_{SUPPLY} = 1.8V$ , $V_{CM} = V_{OUT} = 0.4V$ , $C_L = 10$ pF, $V_{\overline{SHDN}}$ is unconnected.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>OH</sub>	Output Swing High (Input Overdrive 30mV), Measured from V <sup>+</sup>	No Load	•		45	75 100	mV mV
		I <sub>SOURCE</sub> = 100μA	•		50	75 100	mV mV
		I <sub>SOURCE</sub> = 1mA	•		80	150 170	mV mV
I <sub>SC</sub>	Output Short-Circuit Current		•	10 4	20		mA mA
I <sub>S</sub>	Supply Current per Amplifier		•	215 150	240	275 300	μA μA
	Supply Current in Shutdown		•		1.5	2.5 4	μA μA
I <sub>SHDN</sub>	Shutdown Pin Current	$V_{\overline{S}\overline{H}\overline{D}\overline{N}} = 0.5V$ $V_{\overline{S}\overline{H}\overline{D}\overline{N}} = 1.3V$	•	10 -10	80 0	200 10	nA nA
$V_{IL}$	SHDN Input Low Voltage	Disable	•			0.6	V
V <sub>IH</sub>	SHDN Input High Voltage	Enable	•	1.3			٧
t <sub>ON</sub>	Turn-On Time	SHDN Toggle From 0V to 1.8V			20		μs
t <sub>OFF</sub>	Turn-Off Time	SHDN Toggle From 1.8V to 0V			12		μs
GBW	Gain-Bandwidth Product	f = 200kHz	•	20 15	28		MHz MHz
T <sub>S</sub>	Settling Time, 0.3V to 1.5V, Unity Gain	0.1% 0.01%			0.2 0.3		μs μs
SR	Slew Rate	$A_V = -1$ , $V_{OUT} = 0.3 V$ to 1.5V, $C_{LOAD} = 10 pF$ $R_F = R_G = 10 k\Omega$			6.5		V/µs
FPBW	Full Power Bandwidth (Note 8)	1.2V <sub>P-P</sub>			1725		kHz
THD+N	Total Harmonic Distortion and Noise	$\begin{array}{l} f=1kHz,A_V=2,R_L=4k\Omega,V_{OUTP\text{-}P}=1V\\ V_{IN}=0.65Vto1.15V \end{array}$			0.025 76		% dB

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The inputs are protected by back-to-back diodes as well as ESD protection diodes to each power supply. If the differential input voltage exceeds 3.6V or the input extends more than 500mV beyond the power supply, the input current should be limited to less than 10mA.

**Note 3:** A heat sink may be required to keep the junction temperature below the absolute maximum rating when the output is shorted indefinitely.


Note 4: LTC6261I/LTC6262I/LTC6263I are guaranteed functional over the temperature range of –40°C to 125°C. The LTC6261H/LTC6262H/LTC6263H are guaranteed functional over the temperature range of –40°C to 125°C.


**Note 5:** The LTC6261I/LTC6262I/LTC6263I are guaranteed to meet specified performance from -40°C to 85°C. The LTC6261H/LTC6262H/LTC6263H are guaranteed to meet specified performance from -40°C to 125°C.


**Note 6:** Thermal resistance varies with the amount of PC board metal connected to the package. The specified values are for short traces connected to the leads.


**Note 7:** The input bias current is the average of the currents through the positive and negative input pins.


**Note 8:** Full power bandwidth is calculated from the slew rate FPBW =  $SR/\pi \cdot V_{P-P}$ .













































































## PIN FUNCTIONS

**-IN:** Inverting Input of the Amplifier. Voltage range of this pin can go from  $V^- - 0.1V$  to  $V^+ + 0.1V$ .

**+IN:** Non-Inverting Input of Amplifier. This pin has the same voltage range as –IN.

**V+:** Positive Power Supply. Typically the voltage range spans from 1.8V to 5.25V. Split supplies are possible as long as the voltage between V+ and V<sup>-</sup> is between 1.8V and 5.25V. A bypass capacitor of  $0.1\mu F$  as close to the part as possible should be used between power supply pins in single supply applications or between supply pins and ground in split supply applications.

**V**<sup>-</sup>: Negative Power Supply. It is normally tied to ground. It can also be tied to a voltage other than ground as long as the voltage between V<sup>+</sup> and V<sup>-</sup> is from 1.8V to 5.25V. If it is not connected to ground, bypass it with a capacitor of  $0.1\mu F$  as close to the part as possible.

**SHDN**: Active Low Shutdown. Shutdown threshold is 0.6V above negative rail. If left unconnected, the amplifier will be on.

**OUT:** Amplifier Output. Rail-to-rail amplifier output capable of delivering greater than ±10mA

## SIMPLIFIED SCHEMATIC




Figure 1. LTC6261/LTC6262/LTC6263 Simplified Schematic

## LTC6261/LTC6262/LTC6263

## **OPERATION**

The LTC6261 family input signal range extends slightly beyond the negative and positive power supplies. The output can even extend all the way to the negative supply with the proper external pull-down current source. Figure 1 depicts a Simplified Schematic of the amplifier. The input stage is comprised of two differential amplifiers, a PNP stage Q1/Q2 and NPN stage Q3/Q4 that are active over different ranges of common mode input voltage. The PNP stage is active between the negative power supply to approximately 1V below the positive supply. As the input voltage approaches the positive supply, transistor Q5 will steer the tail current I1 to the current mirror Q6/Q7, activating the NPN differential pair and the PNP pair

becomes inactive for the remaining input common mode range. Also for the input stage, devices Q17, Q18 and Q19 act to cancel the bias current of the PNP input pair. When Q1/Q2 is active, the current in Q16 is controlled to be the same as the current Q1/Q2. Thus, the base current of Q16 is normally equal to the base current of the input devices of Q1/Q2. Similar circuitry (not shown) is used to cancel the base current of Q3/Q4. The buffer and output bias stage uses a special compensation technique to take full advantage of the process technology to drive high capacitive loads. The common emitter topology of Q14/Q15 enables the output to swing from rail-to-rail.

## APPLICATIONS INFORMATION

## **Low Supply Voltage and Low Power Consumption**

The LTC6261 family of operational amplifiers can operate with power supply voltages from 1.8V to 5.25V. Each amplifier draws 240µA. The low supply voltage capability and low supply current are ideal for portable applications.

## High Capacitive Load Driving Capability and Wide Bandwidth

The LTC6261 family is optimized for wide bandwidth and low power applications. They have an extremely high gain-bandwidth to power ratio and are unity gain stable (see Typical Performance Characteristics, Capacitive Load Handling). Higher gain configurations tend to have better capacitive drive capability than lower gain configurations due to lower closed loop bandwidth and hence higher phase margin.

#### **Low Input Referred Noise**

The LTC6261 family provides a low input referred noise of  $13nV/\sqrt{Hz}$  at 10kHz. The average noise voltage density over 1MHz of bandwidth is less than  $15nV/\sqrt{Hz}$ . The LTC6261 family is ideal for low noise and low power signal processing applications.

### **Low Input Offset Voltage**

The LTC6261 family has a low offset voltage of 1mV maximum. The offset voltage is trimmed with a proprietary algorithm to ensure low offset voltage over the entire common mode voltage range.

#### **Low Input Bias Current**

The LTC6261 family uses a bias current cancellation circuit to compensate for the base current of the input transistors. When the input common mode voltage is within 200mV of either rail, the bias cancellation circuit is no longer active. For common mode voltages ranging from 0.2V above the negative supply to 0.2V below the positive supply, the low input bias current allows the amplifiers to be used in applications with high resistance sources.

#### **Ground Sensing and Rail-to-Rail Output**

The LTC6261 family has excellent output drive capability, delivering over 10mA of output drive current. The output stage is a rail-to-rail topology that is capable of swinging to within 250mV of either rail. If output swing to the negative rail is required, an external pull down resistor to a negative supply can be added. For 5V/OV op amp supplies, a pull

## APPLICATIONS INFORMATION

down resistor of 1k to -2V will allow a 'true zero' output swing. In this case, the output can swing all the way to the bottom rail while maintaining 50dB of open loop gain. Since the inputs can go 100mV beyond either rail, the op amp can easily perform 'true ground' sensing.

The maximum output current is a function of total supply voltage. As the supply voltage to the amplifier increases, the output current capability also increases. Attention must be paid to keep the junction temperature of the IC below 150°C when the output is in continuous short-circuit. The output of the amplifier has reverse-biased diodes connected to each supply. The output should not be forced more than 0.5V beyond either supply; otherwise current will flow through these diodes.

#### **Input Protection and Output Overdrive**

To prevent breakdown of the input transistors, the input stages are protected against a large differential input voltage by two pairs of back-to-back diodes, D5 to D8. If the differential input voltage exceeds 1.4V, the current in these diodes must be limited to less than 10mA. These amplifiers are not intended for open loop applications such as comparators. When the output stage is overdriven, internal limiting circuitry is activated to improve overdrive recovery. In some applications, this circuitry may draw as much as 1mA supply current.

#### **ESD**

The LTC6261 family has reverse-biased ESD protection diodes on all inputs and output as shown in Figure 1.

#### Supply Voltage Ramping

Fast ramping of the supply voltage can cause a current glitch in the internal ESD protection circuits. Depending on the supply inductance, this could result in a supply voltage transient that exceeds the maximum rating. A supply voltage ramp time of greater than 1ms is recommended.

#### **Feedback Components**

Care must be taken to ensure that the pole formed by the feedback resistors and the parasitic capacitance at the inverting input does not degrade stability. For example, in a gain of +2 configuration with gain and feedback resistors of 10k, a poorly designed circuit board layout with parasitic capacitance of 5pF (part +PC board) at the amplifier's inverting input will cause the amplifier to oscillate due to a pole formed at 3.2MHz. An additional capacitor of 4.7pF across the feedback resistor as shown in Figure 2 will eliminate any ringing or oscillation.

#### Shutdown

The single and dual versions have  $\overline{SHDN}$  pins that can shut down the amplifier to less than  $10\mu A$  supply current. The  $\overline{SHDN}$  pin voltage needs to be within 0.6V of V<sup>-</sup> for the amplifier to shut down. During shutdown, the output is in high impedance state. When left floating, the  $\overline{SHDN}$  pin is internally pulled up to the positive supply and the amplifier remains enabled.





Figure 2.

#### **DRIVING A SAR**


The circuit next uses a traditional noninverting gain configuration to map a ground referenced input voltage signal to the full scale of a 500kS/s, 12 bit LTC2362 ADC. This application takes advantage of the LTC6261 family's combination of excellent common mode rejection, bandwidth, supply current, and noise to enable high performance ADC at low dissipation. The high bandwidth and open loop gain combine to provide good distortion performance given the low supply current usage. The capacitor CF1 can be used as needed to improve phase margin if there is any peaking in the closed loop response due to total capacitance seen at the input terminals of the op amp as mounted on a PCB. The resistors should be chosen to minimize adding excessive noise while at the same time minimizing total current consumption and avoiding distortion due to overloading the amplifier. The choice of resistor, then, will be commensurate with the input noise voltage and noise current of the LTC6261. Use of an output filter is critical in reducing noise and spurious high frequency content that might alias.

#### **SAR ADC Driver**




Current consumption of the op amp circuit is  $560\mu A$  at 3.3V supply with the output centered at 1.65V. Increasing the resistors with the same scaling factor will lower the total consumption at the expense of more resistor noise.

#### LTC6261 Driving LTC2362 ADC



#### LTC6261 Driving LTC2362 ADC




Results are shown with a 12 bit LTC2362 SAR ADC running at both 500k Samples and 250k Samples. In both cases, the ENOB is about 11.5.

#### **ACTIVE FILTERS**


#### Second Order Bessel Filter

Ample bandwidth and low supply current allows deployment of active filters in portable and other low power applications. The second order Bessel filter provides a traditionally clean transient response.




Supply current consumption is around 230  $\mu$ A. The values of resistors chosen minimize consumption at the expense of noise.

LTC6261 Second Order Butterworth Frequency Response




#### **Bessel Filter Response**



The frequency response shows an expected roll-off of two poles along with a gentle droop near the 3dB point; the transient response is very clean.


#### **Third Order Butterworth Filter**

Maximally flat magnitude response in the pass-band arises from use of a Butterworth filter. A third R-C stage is added in front of the filter in order to maximize the roll-off for a single amplifier circuit.




Supply current consumption is around 235  $\mu$ A. The values of resistors chosen minimize consumption at the expense of noise.

LTC6261 Third Order Butterworth Frequency Response







The frequency response shows an expected roll-off of three poles, an extended plateau, and a sharp roll-off; the transient response includes a small amount of ringing.

#### **BRIDGE-TIED DIFFERENTIAL OUTPUT AMPLIFIER**


The low supply current at the bandwidth and noise performance allows for excellent fidelity at a fraction of the usual dissipation in portable audio equipment.

Headphone speaker impedances range from  $32\Omega$  to  $300\Omega$ ; their responsivity, from 80dB to 100dB SPL per 1mW and beyond. As an example, considering a headphone speaker with 90dBSPL per 1mW, it takes 100mW to reach 110dBSPL. With  $32\Omega$ , the RMS current is 56mA and voltage 1.8V; with  $120\Omega$ . 29mA and 3.5V.

Given a 3.3V supply and the output of one LTC6261 amplifier there may not be sufficient drive capability to yield 100mW. However, the combination of two 180 degree phased amplifiers is enough to provide the necessary drive voltage or current to reach upwards of 100mW. Duplication of this bridge drive circuit enables power to both left and right sides.

The LTC6263 provides four amplifiers in one small package. Data from a two-amplifier LTC6262 driving what could be Left or Right is shown below. Basic current consumption of the two amplifiers, with as much as  $1V_{P-P}$  input but no load, is  $500\mu A$ .


#### **Audio Headphones Bridge Driver**




The circuit consists of first an inverting gain stage with closed loop gain = 3, and a subsequent inverting stage. The combination of inverting stages produces a single-ended input to differential output gain of 6. With  $1V_{P-P}$  single-ended input, the output is  $6V_{P-P}$  differential, or 3V max (2.1V RMS). With  $100\Omega$ , 1V leads to 45mW delivered power.

Despite the low quiescent current, this driver delivers low distortion to a headphone load. At high enough amplitude, distortion increases dramatically as the op amp output clips. Clipping occurs sooner with more loading as the output transistors start to run out of current gain.

# LTC6262 Bridge Driver THD and Noise with Different Loads vs Frequency




# LTC6262 Bridge Driver THD and Noise with Different Loads vs Amplitude at 1kHz



Please refer to http://www.linear.com/product/LTC6261#packaging for the most recent package drawings.

#### S6 Package 6-Lead Plastic TSOT-23

(Reference LTC DWG # 05-08-1636)




- 5. MOLD FLASH SHALL NOT EXCEED 0.254mm
- 6. JEDEC PACKAGE REFERENCE IS MO-193


Please refer to http://www.linear.com/product/LTC6262#packaging for the most recent package drawings.

#### DC6 Package 6-Lead Plastic DFN (2mm × 2mm)

(Reference LTC DWG # 05-08-1703 Rev C)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS




#### NOTE:

- 1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE MO-229 VARIATION OF (WCCD-2)
- 2. DRAWING NOT TO SCALE
  3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE


Please refer to http://www.linear.com/product/LTC6261#packaging for the most recent package drawings.

#### DC8 Package 8-Lead Plastic DFN (2mm × 2mm)

(Reference LTC DWG # 05-08-1719 Rev A)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED



- 1. DRAWING IS NOT A JEDEC PACKAGE OUTLINE
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE


Please refer to http://www.linear.com/product/LTC6262#packaging for the most recent package drawings.

4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR

5. MOLD FLASH SHALL NOT EXCEED 0.254mm 6. JEDEC PACKAGE REFERENCE IS MO-193

#### TS8 Package 8-Lead Plastic TSOT-23


(Reference LTC DWG # 05-08-1637 Rev A)



Please refer to http://www.linear.com/product/LTC6262#packaging for the most recent package drawings.

#### **MS8 Package** 8-Lead Plastic MSOP

(Reference LTC DWG # 05-08-1660 Rev G)




- 2. DRAWING NOT TO SCALE
- 3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX

Please refer to http://www.linear.com/product/LTC6261#packaging for the most recent package drawings.

#### **MS Package** 10-Lead Plastic MSOP

(Reference LTC DWG # 05-08-1661 Rev F)




- 2. DRAWING NOT TO SCALE
- 3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX

Please refer to http://www.linear.com/product/LTC6262#packaging for the most recent package drawings.

#### **MS Package** 16-Lead Plastic MSOP

(Reference LTC DWG # 05-08-1669 Rev A)



- 2. DRAWING NOT TO SCALE
- 3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
  INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX

## **REVISION HISTORY**

REV	DATE	DESCRIPTION	PAGE NUMBER
Α	07/17	Added LTC6261 TSOT-23 6-lead package	1 to 3, 18
		Corrected I <sub>S</sub> value	4
		Corrected supply current in shutdown	1, 4, 13
		Corrected I <sub>B</sub>	5