



## Low IQ, 38V Synchronous Boost+Buck Controller

#### **FEATURES**

- Synchronous Boost and Buck Controllers
- When Cascaded, Allows V<sub>IN</sub> Above, Below or Equal to Regulated V<sub>OUT</sub>
- Output Remains in Regulation Through Input Dips (e.g., Cold Crank) Down to 2.5V
- Wide Bias Input Voltage Range: 4.5V to 38V
- Low Input and Output Ripple
- Low EMI
- Fast Output Transient Response
- High Light Load Efficiency
- Low Operating I<sub>0</sub>: 33μA (Both Channels On)
- Low Operating Io: 28µA (Buck Channel On)
- R<sub>SENSE</sub> or Lossless DCR Current Sensing
- Buck Output Voltage Range: 0.8V ≤ V<sub>OUT</sub> ≤ 24V
- Boost Output Voltage Up to 60V
- Phase-Lockable Frequency (75kHz to 850kHz)
- Small 32-Pin 5mm × 5mm QFN Package

#### **APPLICATIONS**

- Automotive and Industrial Power Systems
- High Power Battery Operated Systems


#### DESCRIPTION

The LTC®7812 is a high performance synchronous Boost+Buck DC/DC switching regulator controller that drives all N-channel power MOSFET stages. It contains independent step-up (boost) and step-down (buck) controllers that can regulate two separate outputs or be cascaded to regulate an output voltage from an input voltage that can be above, below or equal to the output voltage. The LTC7812 operates from a wide 4.5V to 38V input supply range. When biased from the output of the boost regulator, the LTC7812 can operate from an input supply as low as 2.5V after start-up. The 33µA no-load quiescent current extends operating run time in battery-powered systems.

Unlike conventional buck-boost regulators, the LTC7812's cascaded Boost+Buck solution has continuous, non-pulsating, input and output currents, substantially reducing voltage ripple and EMI. The LTC7812 has independent feedback and compensation points for the boost and buck regulation loops, enabling a fast output transient response that can be easily optimized externally.

#### TYPICAL APPLICATION

#### Wide Input Range to 12V/8A Low I<sub>O</sub>, Cascaded Boost+Buck Regulator




7812fc

#### **ABSOLUTE MAXIMUM RATINGS**

#### (Note 1)

Bias Input Supply Voltage (V <sub>BIAS</sub> )0.3V to 40V
Buck Top Side Driver Voltage (BOOST1) –0.3V to 46V
Boost Top Side Driver Voltage (BOOST2)0.3V to 76V
Buck Switch Voltage (SW1)5V to 40V
Boost Switch Voltage (SW2)5V to 70V
INTV <sub>CC</sub> , (BOOST1-SW1),
(BOOST2-SW2)0.3V to 6V
RUN1, RUN20.3V to 8V
Maximum Current Sourced Into Pin
from Source >8V100µA
BG1, BG2, TG1, TG2(Note 8)
SENSE1+, SENSE1- Voltages0.3V to 28V
SENSE2+, SENSE2- Voltages0.3V to 40V
FREQ Voltage0.3V to INTV <sub>CC</sub>
EXTV <sub>CC</sub> 0.3V to 14V
I <sub>TH1</sub> , I <sub>TH2</sub> , V <sub>FB1</sub> , V <sub>FB2</sub> , Voltages0.3V to 6V
PLLIN/MODE, PGOOD1, OV2 Voltages0.3V to 6V
TRACK/SS1, SS2 Voltages0.3V to 6V
Operating Junction Temperature Range (Notes 2, 3)
LTC7812E, LTC7812I40°C to 125°C
LTC7812H40°C to 150°C
Storage Temperature Range65°C to 150°C

#### PIN CONFIGURATION



## ORDER INFORMATION http://www.linear.com/product/LTC7812#orderinfo

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC7812EUH#PBF	LTC7812EUH#TRPBF	7812	32-Lead (5mm × 5mm) Plastic QFN	-40°C to 125°C
LTC7812IUH#PBF	LTC7812IUH#TRPBF	7812	32-Lead (5mm × 5mm) Plastic QFN	-40°C to 125°C
LTC7812HUH#PBF	LTC7812HUH#TRPBF	7812	32-Lead (5mm × 5mm) Plastic QFN	-40°C to 150°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

## **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the specified operating junction temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . $V_{BIAS} = 12V$ , $V_{RUN1,2} = 5V$ , $EXTV_{CC} = 0V$ unless otherwise noted. (Note 2)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>BIAS</sub>	Bias Input Supply Operating Voltage Range			4.5		38	V
V <sub>OUT1</sub>	Buck Regulated Output Voltage Set Point (SENSE1 Pins Common Mode Range)			0.8		24	V
V <sub>OUT2</sub>	Boost Regulated Output Voltage Set Point					60	V
	SENSE2 Pins Common Mode Range (BOOST Converter Input Supply Voltage)			2.5		38	V
V <sub>FB1</sub>	Buck Regulated Feedback Voltage	(Note 4); I <sub>TH1</sub> Voltage = 1.2V 0°C to 85°C, All Grades LTC7812E, LTC7812I LTC7812H	•	0.792 0.788 0.786	0.800 0.800 0.800	0.808 0.812 0.812	V V V
V <sub>FB2</sub>	Boost Regulated Feedback Voltage	(Note 4); I <sub>TH2</sub> Voltage = 1.2V 0°C to 85°C, All Grades LTC7812E, LTC7812I LTC7812H	•	1.183 1.181 1.176	1.200 1.200 1.200	1.214 1.218 1.218	V V
I <sub>FB1,2</sub>	Feedback Current	(Note 4)			-2	±50	nA
	Reference Voltage Line Regulation	(Note 4); V <sub>IN</sub> = 4.5V to 38V			0.002	0.02	%/V
	Output Voltage Load Regulation (Note 4)	Measured in Servo Loop; ΔI <sub>TH</sub> Voltage = 1.2V to 0.7V	•		0.01	0.1	%
		Measured in Servo Loop; ΔI <sub>TH</sub> Voltage = 1.2V to 2V	•		-0.01	-0.1	%
9m1,2	Transconductance Amplifier g <sub>m</sub>	(Note 4); I <sub>TH1,2</sub> = 1.2V; Sink/Source 5μA			2		mmho
$I_Q$	Input DC Supply Current	(Note 5)					
•	Pulse-Skipping or Forced Continuous Mode (One Channel On)	RUN1 = 5V and RUN2 = 0V or RUN2 = 5V and RUN1 = 0V $V_{FB1}$ ON = 0.83V (No Load) $V_{FB2}$ = 1.25V (No Load)			1.5		mA
	Pulse-Skipping or Forced Continuous Mode (Both Channels On)	RUN1,2 = 5V, V <sub>FB1</sub> = 0.83V (No Load) V <sub>FB2</sub> = 1.25V (No Load)			3		mA
	Sleep Mode (One Channel On, Buck)	RUN1 = 5V and RUN2 = 0V V <sub>FB1</sub> = 0.83V (No Load)	•		28	48	μА
	Sleep Mode (One Channel On, Boost)	RUN2 = 5V and RUN1 = 0V V <sub>FB2</sub> = 1.25V (No Load)			33	53	μА
	Sleep Mode (Both Channels On)	RUN1,2 = 5V V <sub>FB1</sub> = 0.83V (No Load) V <sub>FB2</sub> = 1.25V (No Load)			33	46	μА
	Shutdown	RUN1,2 = 0V			10	20	μA
UVLO	Undervoltage Lockout	INTV <sub>CC</sub> Ramping Up	•		4.15	4.5	V
		INTV <sub>CC</sub> Ramping Down	•	3.5	3.8	4.0	V
	Buck Feedback Overvoltage Protection	Measured at V <sub>FB1</sub> Relative to Regulated V <sub>FB1</sub>		7	10	13	%
	SENSE1+ Pin Current					±1	μA
	SENSE2+ Pin Current				170		μА
	SENSE1 <sup>-</sup> Pin Current	V <sub>OUT1</sub> < V <sub>INTVCC</sub> - 0.5V V <sub>OUT1</sub> > V <sub>INTVCC</sub> + 0.5V			700	±2	μA μA
	SENSE2 <sup>-</sup> Pin Current	V <sub>SENSE2</sub> +, V <sub>SENSE2</sub> - = 12V				±1	μA

# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the specified operating junction temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . $V_{BIAS} = 12V$ , $V_{RUN1,2} = 5V$ , EXTV<sub>CC</sub> = 0V unless otherwise noted. (Note 2)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
	Maximum Duty Factor for TG	Buck (Channel 1) in Dropout, FREQ = 0V Boost (Channel 2) in Overvoltage		98	99 100		% %
	Maximum Duty Factor for BG	Buck (Channel 1) in Overvoltage Boost (Channel 2)			100 96		% %
I <sub>TRACK/SS1</sub>	Soft-Start Charge Current	V <sub>TRACK/SS1</sub> = 0V		3	5	8	μA
I <sub>SS2</sub>	Soft-Start Charge Current	V <sub>SS2</sub> = 0V		3	5	8	μА
V <sub>RUN1</sub> ON V <sub>RUN2</sub> ON	RUN1 Pin Threshold RUN2 Pin Threshold	V <sub>RUN1</sub> Rising V <sub>RUN2</sub> Rising	•	1.18 1.21	1.24 1.27	1.32 1.33	V
	RUN Pin Hysteresis				70		mV
V <sub>SENSE1,2,(MAX)</sub>	Maximum Current Sense Threshold	V <sub>FB1</sub> = 0.7V, V <sub>SENSE1</sub> -= 3.3V V <sub>FB2</sub> = 1.1V, V <sub>SENSE2</sub> += 12V	•	43	50	57	mV
Gate Driver							
	TG1 Pull-Up On-Resistance TG1 Pull-Down On-Resistance				2.5 1.5		Ω Ω
	BG1 Pull-Up On-Resistance BG1 Pull-Down On-Resistance				2.4 1.1		Ω
	TG2 Pull-Up On-Resistance TG2 Pull-Down On-Resistance				1.2 1.0		Ω Ω
	BG2 Pull-Up On-Resistance BG2 Pull-Down On-Resistance				1.2 1.0		Ω
	TG Transition Time: Rise Time Fall Time	(Note 6) C <sub>LOAD</sub> = 3300pF C <sub>LOAD</sub> = 3300pF			25 16		ns ns
	BG Transition Time: Rise Time Fall Time	(Note 6) C <sub>LOAD</sub> = 3300pF C <sub>LOAD</sub> = 3300pF			28 13		ns ns
	Top Gate Off to Bottom Gate On Delay Synchronous Switch-On Delay Time	C <sub>LOAD</sub> = 3300pF Each Driver Buck (Channel 1) Boost (Channel 2)			30 70		ns ns
	Bottom Gate Off to Top Gate On Delay Top Switch-On Delay Time	C <sub>LOAD</sub> = 3300pF Each Driver Buck (Channel 1) Boost (Channel 2)			30 70		ns ns
t <sub>ON(MIN)1</sub>	Buck Minimum On-Time	(Note 7)			95		ns
t <sub>ON(MIN)2</sub>	Boost Minimum On-Time	(Note 7)			120		ns
INTV <sub>CC</sub> Linear R	Regulator						
	Internal V <sub>CC</sub> Voltage	6V < V <sub>BIAS</sub> < 38V, V <sub>EXTVCC</sub> = 0V, I <sub>INTVCC</sub> = 0mA		5.0	5.4	5.6	V
	INTV <sub>CC</sub> Load Regulation	I <sub>CC</sub> = 0mA to 50mA, V <sub>EXTVCC</sub> = 0V			0.7	2	%
	Internal V <sub>CC</sub> Voltage	6V < V <sub>EXTVCC</sub> < 13V, I <sub>INTVCC</sub> = 0mA		5.0	5.4	5.6	V
	INTV <sub>CC</sub> Load Regulation	I <sub>CC</sub> = 0mA to 50mA, V <sub>EXTVCC</sub> = 8.5V			0.7	2	%
	EXTV <sub>CC</sub> Switchover Voltage	EXTV <sub>CC</sub> Ramping Positive		4.5	4.7		V
	EXTV <sub>CC</sub> Hysteresis				200		mV
Oscillator and P	Phase-Locked Loop	1				,	
	Programmable Frequency	R <sub>FREQ</sub> = 25k; PLLIN/MODE = DC Voltage			115		kHz
		R <sub>FREQ</sub> = 65k; PLLIN/MODE = DC Voltage			440		kHz
		R <sub>FREQ</sub> = 105k; PLLIN/MODE = DC Voltage			835		kHz
	Low Fixed Frequency	V <sub>FREQ</sub> = 0V PLLIN/MODE = DC Voltage		320	350	380	kHz
	1 4 3			- · · ·			7812fc

4

## **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the specified operating junction temperature range, otherwise specifications are at $T_A = 25^{\circ}C$ . $V_{BIAS} = 12V$ , $V_{RUN1,2} = 5V$ , EXTV<sub>CC</sub> = 0V unless otherwise noted. (Note 2)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
	High Fixed Frequency	V <sub>FREQ</sub> = INTV <sub>CC</sub> ; PLLIN/MODE = DC Voltage		485	535	585	kHz
	Synchronizable Frequency	PLLIN/MODE = External Clock	•	75		850	kHz
PGOOD1 Out	put						
	PGOOD1 Voltage Low	I <sub>PG00D1</sub> = 2mA			0.2	0.4	V
	PGOOD1 Leakage Current	V <sub>PGOOD1</sub> = 5V				±1	μA
	PG00D1 Trip Level	V <sub>FB1</sub> with Respect to Set Regulated Voltage V <sub>FB1</sub> Ramping Negative		-13	-10	-7	%
		Hysteresis			2.5		%
		V <sub>FB1</sub> Ramping Positive		7	10	13	%
		Hysteresis			2.5		%
	Delay For Reporting a Fault				40		μs
OV2 Boost O	vervoltage Indicator Output						
	OV2 Voltage Low	I <sub>OV2</sub> = 2mA			0.2	0.4	V
	OV2 Leakage Current	V <sub>OV2</sub> = 5V				±1	μA
	OV2 Trip Level	V <sub>FB2</sub> Ramping Positive with Respect to Set Regulated Voltage		6	10	13	%
		Hysteresis			1.5		%
BOOST2 Cha	rge Pump						
	BOOST2 Charge Pump Available Output Current	V <sub>BOOST2</sub> = 16V; V <sub>SW2</sub> = 12V; Forced Continuous Mode			65		μА

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC7812 is tested under pulsed load conditions such that  $T_J\approx T_A.$  The LTC7812E is guaranteed to meet performance specifications from 0°C to 85°C. Specifications over the  $-40^{\circ}\text{C}$  to 125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LTC7812I is guaranteed over the  $-40^{\circ}\text{C}$  to 125°C operating junction temperature range and the LTC7812H is guaranteed over the  $-40^{\circ}\text{C}$  to 150°C operating junction temperature range. High junction temperatures degrade operating lifetimes; operating lifetime is derated for junction temperatures greater than 125°C. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance and other environmental factors.  $T_J$  is calculated from the ambient temperature  $T_A$  and power dissipation  $P_D$  according to the following formula:  $T_J = T_A + (P_D \bullet \theta_{JA})$ , where  $\theta_{JA} = 44^{\circ}\text{C/W}$ .

**Note 3:** This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. The maximum rated junction temperature will be exceeded when this protection is active. Continuous operation above the specified absolute maximum operating junction temperature may impair device reliability or permanently damage the device.


**Note 4:** The LTC7812 is tested in a feedback loop that servos  $V_{ITH1,2}$  to a specified voltage and measures the resultant  $V_{FB}$ . The specification at 85°C is not tested in production and is assured by design, characterization and correlation to production testing at other temperatures (125°C for the LTC7812E/LTC7812I, 150°C for the LTC7812H). For the LTC7812I and LTC7812H, the specification at 0°C is not tested in production and is assured by design, characterization and correlation to production testing at  $-40^{\circ}$ C.


**Note 5:** Dynamic supply current is higher due to the gate charge being delivered at the switching frequency. See the Applications Information section.

**Note 6:** Rise and fall times are measured using 10% and 90% levels. Delay times are measured using 50% levels.


**Note 7:** The minimum on-time condition is specified for an inductor peak-to-peak ripple current  $\geq$  40% of  $I_{MAX}$  (See the Minimum On-Time Considerations in the Applications Information section).

**Note 8:** Do not apply a voltage or current source to these pins. They must be connected to capacitive loads only, otherwise permanent damage may occur.







Efficiency vs Load Current V<sub>IN</sub> = 14V




Efficiency vs Load Current V<sub>IN</sub> = 18V




Power Loss vs Load Current  $V_{IN} = 9V$ 




Power Loss vs Load Current V<sub>IN</sub> = 14V




Power Loss vs Load Current  $V_{IN} = 18V$ 




Efficiency vs Input Voltage




Buck Regulated Feedback Voltage



#### Boost Regulated Feedback Voltage vs Temperature



7812fc



 $V_{OUT} = 12V$ 

## Buck Inductor Current at Light Load




FIGURE 9 CIRCUIT  $V_{IN} = 18V$   $V_{OUT} = 12V$   $I_{OUT} = 1mA$ 

#### Boost Inductor Current at Light Load




FIGURE 9 CIRCUIT  $V_{IN}$  = 8V  $V_{OUT}$  = 12V  $I_{OUT}$  = 1mA

#### Start-Up







FIGURE 9 CIRCUIT  $V_{IN} = 8V$   $V_{OUT} = 12V$   $I_{OUT} = 0$ mA




## INTV<sub>CC</sub> and EXTV<sub>CC</sub> vs Load Current




## EXTV<sub>CC</sub> Switchover and INTV<sub>CC</sub> Voltages vs Temperature









#### Buck SENSE1<sup>-</sup> Pin Input Bias Current vs Temperature





#### Boost SENSE Pin Total Input Current vs Temperature





7812fc






















7812fd


## Undervoltage Lockout Threshold vs Temperature




## Shutdown (RUN) Threshold vs Temperature



## Charge Pump Charging Current vs Operating Frequency



## Charge Pump Charging Current vs Switch Voltage



#### PIN FUNCTIONS

**SW1**, **SW2** (**Pins 1**, **30**): Switch Node Connections to Inductors.

**TG1**, **TG2**, **(Pins 2**, **29)**: High Current Gate Drives for Top N-Channel MOSFETs. These are the outputs of floating drivers with a voltage swing equal to  $INTV_{CC}$  superimposed on the switch node voltage SW.

**PGOOD1 (Pin 3):** Open-Drain Logic Output. PGOOD1 is pulled to ground when the voltage on the  $V_{FB1}$  pin is not within  $\pm 10\%$  of its set point.

**TRACK/SS1, SS2 (Pins 4,11):** External Tracking and Soft-Start Input. For the buck channel, the LTC7812 regulates the  $V_{FB1}$  voltage to the smaller of 0.8V or the voltage on the TRACK/SS1 pin. For the boost channel, the LTC7812 regulates the  $V_{FB2}$  voltage to the smaller of 1.2V or the voltage on the SS2 pin. An internal 5 $\mu$ A pull-up current source is connected to this pin. A capacitor to ground at this pin sets the ramp time to final regulated output voltage. Alternatively, a resistor divider on another voltage supply connected to the TRACK/SS1 pin allow the LTC7812 buck output to track another supply during start-up.

**I**<sub>TH1</sub>, **I**<sub>TH2</sub> (**Pins 5**, **15**): Error Amplifier Outputs and Switching Regulator Compensation Points. Each associated channel's current comparator trip point increases with this control voltage.

**V<sub>FB1</sub>**, **V<sub>FB2</sub>** (**Pins 6**, **14**): Receives the remotely sensed feedback voltage for each controller from an external resistive divider across the output.

**SENSE1+**, **SENSE2+** (**Pins 7**, **12**): The (+) Input to the Differential Current Comparators. The  $I_{TH}$  pin voltage and controlled offsets between the SENSE<sup>-</sup> and SENSE<sup>+</sup> pins in conjunction with  $R_{SENSE}$  set the current trip threshold. For the boost channel, the SENSE2<sup>+</sup> pin supplies current to the current comparator.

**SENSE1**<sup>-</sup>, **SENSE2**<sup>-</sup> (**Pins 8, 13**): The (–) Input to the Differential Current Comparators. When SENSE1<sup>-</sup> is greater than INTV<sub>CC</sub>, then SENSE1<sup>-</sup> pin supplies current to the current comparator for the buck channel.

**FREQ (Pin 9):** The Frequency Control Pin for the Internal VCO. Connecting the pin to GND forces the VCO to a fixed low frequency of 350kHz. Connecting the pin to INTV<sub>CC</sub> forces the VCO to a fixed high frequency of 535kHz. Other frequencies between 50kHz and 900kHz can be programmed using a resistor between FREQ and GND. The resistor and an internal  $20\mu A$  source current create a voltage used by the internal oscillator to set the frequency.

PLLIN/MODE (Pin 10): External Synchronization Input to Phase Detector and Forced Continuous Mode Input. When an external clock is applied to this pin, the phase-locked loop will force the rising TG1 and BG2 signals to be synchronized with the rising edge of the external clock, and the regulators operate in forced continuous mode. When not synchronizing to an external clock, this input, which acts on both controllers, determines how the LTC7812 operates at light loads. Pulling this pin to ground selects Burst Mode operation. An internal 100k resistor to ground also invokes Burst Mode operation when the pin is floated. Tying this pin to  $INTV_{CC}$  forces continuous inductor current operation. Tying this pin to a voltage greater than 1.2V and less than  $INTV_{CC} - 1.3V$  selects pulse-skipping operation. This can be done by connecting a 100k resistor from this pin to INTV<sub>CC</sub>.

**SGND** (Pins 16, 18, 20, 21): Small Signal Ground common to both controllers. All four pins must be tied together near the LTC7812 and must be routed separately from high current grounds to the common (–) terminals of the  $C_{\text{IN}}$  capacitors.

**RUN1**, **RUN2** (**Pins 17**, **19**): Run Control Inputs for Each Controller. Forcing RUN1 below 1.17V and RUN2 below 1.20V shuts down that controller. Forcing both of these pins below 0.7V shuts down the entire LTC7812, reducing quiescent current to approximately 10µA.

#### PIN FUNCTIONS

**OV2** (Pin 22): Overvoltage Open-Drain Logic Output for the Boost Regulator. OV2 is pulled to ground when the voltage on the  $V_{FB2}$  pin is under 110% of its set point, and becomes high impedance when  $V_{FB2}$  goes over 110% of its set point.

**NC (Pin 23):** No Connect. No external connection is required. This pin may be left floating or tied to another node.

**INTV**<sub>CC</sub> (**Pin 24**): Output of the Internal Linear Low Dropout Regulator. The driver and control circuits are powered from this voltage source. Must be decoupled to PGND with a minimum of  $4.7\mu\text{F}$  ceramic or tantalum capacitor.

**EXTV**<sub>CC</sub> (**Pin 25**): External Power Input to an Internal LDO Connected to INTV<sub>CC</sub>. This LDO supplies INTV<sub>CC</sub> power, bypassing the internal LDO powered from  $V_{BIAS}$  whenever EXTV<sub>CC</sub> is higher than 4.7V. See EXTV<sub>CC</sub> Connection in the Applications Information section. Do not float or exceed 14V on this pin.


**V<sub>BIAS</sub>** (**Pin 26**): Main Bias Input Supply Pin. A bypass capacitor should be tied between this pin and the SGND pins.

**BG1**, **BG2** (Pins 31, 27): High Current Gate Drives for Bottom N-Channel MOSFETs. Voltage swing at these pins is from ground to  $INTV_{CC}$ .


**BOOST1**, **BOOST2** (**Pins 32**, **28**): Bootstrapped Supplies to the Top Side Floating Drivers. Capacitors are connected between the BOOST and SW pins and Schottky diodes are tied between the BOOST and INTV<sub>CC</sub> pins. Voltage swing at the BOOST1 pin is from INTV<sub>CC</sub> to ( $V_{IN}$  + INTV<sub>CC</sub>) and at the BOOST2 pin is from INTV<sub>CC</sub> to ( $V_{OUT}$  + INTV<sub>CC</sub>).

**PGND** (Exposed Pad Pin 33): Driver Power Ground. Connects to the sources of bottom N-channel MOSFETs and the (–) terminal(s) of C<sub>IN</sub>. The exposed pad must be soldered to the PCB for rated electrical and thermal performance.

### **FUNCTIONAL DIAGRAM**



### **FUNCTIONAL DIAGRAM**



#### **OPERATION** (Refer to Functional Diagram)

#### **Main Control Loop**

The LTC7812 uses a constant frequency, current mode control architecture. Channel 1 is a buck (step-down) controller and channel 2 is a boost (step-up) controller. During normal operation, the external top MOSFET for the buck channel (the external bottom MOSFET for the boost channel) is turned on when the clock for that channel sets the RS latch, and is turned off when the main current comparator, ICMP, resets the RS latch. The peak inductor current at which ICMP trips and resets the latch is controlled by the voltage on the I<sub>TH</sub> pin, which is the output of the error amplifier EA. The error amplifier compares the output voltage feedback signal at the V<sub>FR</sub> pin, (which is generated with an external resistor divider connected across the output voltage, V<sub>OLIT</sub>, to ground) to the internal 0.800V reference voltage for the buck (1.2V reference voltage for the boost). When the load current increases, it causes a slight decrease in V<sub>FR</sub> relative to the reference, which causes the EA to increase the I<sub>TH</sub> voltage until the average inductor current matches the new load current.

After the top MOSFET for the buck (the bottom MOSFET for the boost) is turned off each cycle, the bottom MOSFET is turned on (the top MOSFET for the boost) until either the inductor current starts to reverse, as indicated by the current comparator IR, or the beginning of the next clock cycle.

#### INTV<sub>CC</sub>/EXTV<sub>CC</sub> Power

Power for the top and bottom MOSFET drivers and most other internal circuitry is derived from the INTV $_{CC}$  pin. When the EXTV $_{CC}$  pin is left open or tied to a voltage less than 4.7V, the V $_{BIAS}$  LDO (low dropout linear regulator) supplies 5.4V from V $_{BIAS}$  to INTV $_{CC}$ . If EXTV $_{CC}$  is taken above 4.7V, the V $_{BIAS}$  LDO is turned off and an EXTV $_{CC}$  LDO is turned on. Once enabled, the EXTV $_{CC}$  LDO supplies 5.4V from EXTV $_{CC}$  to INTV $_{CC}$ . Using the EXTV $_{CC}$  pin allows the INTV $_{CC}$  power to be derived from a high efficiency external source such as one of the LTC7812 switching regulator outputs.

Each top MOSFET driver is biased from the floating bootstrap capacitor  $C_B$ , which normally recharges during each cycle through an external diode when the switch voltage goes low.

For buck channel 1 if the buck's input voltage decreases to a voltage close to its output, the loop may enter dropout and attempt to turn on the top MOSFET continuously. The dropout detector detects this and forces the top MOSFET off for about one twelfth of the clock period every tenth cycle to allow  $C_B$  to recharge. This gives TG1 an effective duty cycle of 99% in dropout.

## Shutdown and Start-Up (RUN1, RUN2, and TRACK/SS1, SS2 Pins)

The two channels of the LTC7812 can be independently shut down using the RUN1 and RUN2 pins. Pulling RUN1 below 1.17V or RUN2 below 1.20V shuts down the main control loop for that channel. Pulling both pins below 0.7V disables both controllers and most internal circuits, including the INTV $_{CC}$  LDOs. In this state, the LTC7812 draws only 10µA of quiescent current.

Releasing a RUN pin allows a small internal current to pull up the pin to enable that controller. The RUN1 pin has a  $7\mu A$  pull-up current while the RUN2 pin has a smaller 160nA. The  $7\mu A$  current on RUN1 is designed to be large enough so that the RUN1 pin can be safely floated (to always enable the controller) without worry of condensation or other small board leakage pulling the pin down. This is ideal for always-on applications where one or both controllers are enabled continuously and never shut down. If it is desired that both channels remain on always, RUN2 can be tied to RUN1 with the connection floated.

Each RUN pin may also be externally pulled up or driven directly by logic. When driving a RUN pin with a low impedance source, do not exceed the absolute maximum rating of 8V. Each RUN pin has an internal 11V voltage clamp that allows the RUN pin to be connected through a resistor to a higher voltage (for example,  $V_{BIAS}$ ), so long as the maximum current in the RUN pin does not exceed 100 $\mu$ A.

The start-up of each channel's output voltage  $V_{OUT}$  is controlled by the voltage on the TRACK/SS pin (TRACK/SS1 for channel 1, SS2 for channel 2). When the voltage on

#### **OPERATION**

the TRACK/SS pin is less than the 0.8V internal reference for the buck and the 1.2V internal reference for the boost, the LTC7812 regulates the  $V_{FB}$  voltage to the TRACK/SS pin voltage instead of the corresponding reference voltage. This allows the TRACK/SS pin to be used to program a soft-start by connecting an external capacitor from the TRACK/SS pin to SGND. An internal 5 $\mu$ A pull-up current charges this capacitor creating a voltage ramp on the TRACK/SS pin. As the TRACK/SS voltage rises linearly from 0V to 0.8V/1.2V (and beyond up to INTV\_CC), the output voltage  $V_{OUT}$  rises smoothly from zero to its final value.

Alternatively the TRACK/SS pin for buck channel 1 can be used to cause the start-up of  $V_{OUT}$  to track that of another supply. Typically, this requires connecting to the TRACK/SS pin an external resistor divider from the other supply to ground (see the Applications Information section).

## Light Load Current Operation (Burst Mode Operation, Pulse-Skipping, or Forced Continuous Conduction) (PLLIN/MODE Pin)

The LTC7812 can be enabled to enter high efficiency Burst Mode operation, constant frequency pulse-skipping mode or forced continuous conduction mode at low load currents. To select Burst Mode operation, tie the PLLIN/MODE pin to ground. To select forced continuous operation, tie the PLLIN/MODE pin to INTV $_{CC}$ . To select pulse-skipping mode, tie the PLLIN/MODE pin to a DC voltage greater than 1.2V and less than INTV $_{CC}$  – 1.3V.

When a controller is enabled for Burst Mode operation, the minimum peak current in the inductor is set to approximately 25% of the maximum sense voltage (30% for the boost) even though the voltage on the  $I_{TH}$  pin indicates a lower value. If the average inductor current is higher than the load current, the error amplifier EA will decrease the voltage on the  $I_{TH}$  pin. When the  $I_{TH}$  voltage drops below 0.425V, the internal sleep signal goes high (enabling sleep mode) and both external MOSFETs are turned off. The  $I_{TH}$  pin is then disconnected from the output of the EA and parked at 0.450V.

In sleep mode, much of the internal circuitry is turned off, reducing the quiescent current that the LTC7812 draws. If the buck channel 1 is in sleep mode and the boost channel

2 is shut down, the LTC7812 draws only  $28\mu A$  of quiescent current. If both channels are in sleep mode, it draws only  $33\mu A$  of quiescent current. In sleep mode, the load current is supplied by the output capacitor. As the output voltage decreases, the EA's output begins to rise. When the output voltage drops enough, the  $I_{TH}$  pin is reconnected to the output of the EA, the sleep signal goes low, and the controller resumes normal operation by turning on the top external MOSFET on the next cycle of the internal oscillator.

When a controller is enabled for Burst Mode operation, the inductor current is not allowed to reverse. The reverse current comparator (IR) turns off the bottom external MOSFET (the top external MOSFET for the boost) just before the inductor current reaches zero, preventing it from reversing and going negative. Thus, the controller operates in discontinuous operation.

In forced continuous operation or when clocked by an external clock source to use the phase-locked loop (see the Frequency Selection and Phase-Locked Loop section), the inductor current is allowed to reverse at light loads or under large transient conditions. The peak inductor current is determined by the voltage on the  $I_{TH}$  pin, just as in normal operation. In this mode, the efficiency at light loads is lower than in Burst Mode operation. However, continuous operation has the advantage of lower output voltage ripple and less interference to audio circuitry. In forced continuous mode, the output ripple is independent of load current.

When the PLLIN/MODE pin is connected for pulse-skipping mode, the LTC7812 operates in PWM pulse-skipping mode at light loads. In this mode, constant frequency operation is maintained down to approximately 1% of designed maximum output current. At very light loads, the current comparator ICMP may remain tripped for several cycles and force the external top MOSFET to stay off for the same number of cycles (i.e., skipping pulses). The inductor current is not allowed to reverse (discontinuous operation). This mode, like forced continuous operation, exhibits low output ripple as well as low audio noise and reduced RF interference as compared to Burst Mode operation. It provides higher low current efficiency than forced continuous mode, but not nearly as high as Burst Mode operation.

7812fc

#### **OPERATION**

## Frequency Selection and Phase-Locked Loop (FREQ and PLLIN/MODE Pins)

The selection of switching frequency is a trade-off between efficiency and component size. Low frequency operation increases efficiency by reducing MOSFET switching losses, but requires larger inductance and/or capacitance to maintain low output ripple voltage.

The switching frequency of the LTC7812's controllers can be selected using the FREQ pin.

If the PLLIN/MODE pin is not being driven by an external clock source, the FREQ pin can be tied to SGND, tied to INTV $_{\rm CC}$ , or programmed through an external resistor. Tying FREQ to SGND selects 350kHz while tying FREQ to INTV $_{\rm CC}$  selects 535kHz. Placing a resistor between FREQ and SGND allows the frequency to be programmed between 50kHz and 900kHz as shown in Figure 7.

A phase-locked loop (PLL) is available on the LTC7812 to synchronize the internal oscillator to an external clock source that is connected to the PLLIN/MODE pin. The LTC7812's phase detector adjusts the voltage (through an internal lowpass filter) of the VCO input to align the turn-on of TG1 and BG2 to the rising edge of the synchronizing signal.

The VCO input voltage is pre-biased to the operating frequency set by the FREQ pin before the external clock is applied. If prebiased near the external clock frequency, the PLL loop only needs to make slight changes to the VCO input in order to synchronize the rising edge of the external clock's to the rising edge of TG1. The ability to pre-bias the loop filter allows the PLL to lock in rapidly without deviating far from the desired frequency.

The typical capture range of the LTC7812's phase-locked loop is from approximately 55kHz to 1MHz, with a guarantee over all manufacturing variations to be between 75kHz and 850kHz. In other words, the LTC7812's PLL is guaranteed to lock to an external clock source whose frequency is between 75kHz and 850kHz.

The typical input clock thresholds on the PLLIN/MODE pin are 1.6V (rising) and 1.2V (falling).

#### Boost Controller Operation When $V_{IN} > V_{OUT}$

When the input voltage to the boost channel rises above its regulated  $V_{OUT}$  voltage, the controller can behave differently depending on the mode, inductor current and  $V_{IN}$  voltage. In forced continuous mode, the loop works to keep the top MOSFET on continuously once  $V_{IN}$  rises above  $V_{OUT}$ . An internal charge pump delivers current to the boost capacitor from the BOOST2 pin to maintain a sufficiently high TG voltage. (The amount of current the charge pump can deliver is characterized by two curves in the Typical Performance Characteristics section.)

In pulse-skipping mode, if  $V_{IN}$  is between 100% and 110% of the regulated  $V_{OUT}$  voltage, TG2 turns on if the inductor current rises above approximately 3% of the programmed  $I_{LIM}$  current. If the part is programmed in Burst Mode operation under this same  $V_{IN}$  window, then TG2 turns on at the same threshold current as long as the chip is awake (the buck channel is awake and switching). If the buck channel is asleep or shut down in this  $V_{IN}$  window, then TG2 will remain off regardless of the inductor current.

If  $V_{IN}$  rises above 110% of the regulated  $V_{OUT}$  voltage in any mode, the controller turns on TG2 regardless of the inductor current. In Burst Mode operation, however, the internal charge pump turns off if the entire chip is asleep (the buck channel is asleep or shut down). With the charge pump off, there would be nothing to prevent the boost capacitor from discharging, resulting in an insufficient TG2 voltage needed to keep the top MOSFET completely on. The charge pump turns back on when the chip wakes up, and it remains on as long as one of the buck channels is actively switching.

#### **Boost Controller at Low SENSE Pin Common Voltage**

The current comparator of the boost controller is powered directly from the SENSE2+ pin and can operate to voltages as low as 2.5V. Since this is lower than the  $V_{BIAS}$  UVLO of the chip,  $V_{BIAS}$  can be connected to the output of the boost controller, as illustrated in the typical application circuit in Figure 12. This allows the boost controller to handle input voltage transients down to 2.5V while maintaining output voltage regulation. If the SENSE2+ rises back above 2.5V, the SS2 pin will be released initiating a new soft-start sequence.

#### **OPERATION**

#### **Buck Controller Output Overvoltage Protection**

The buck channel has an overvoltage comparator that guards against transient overshoots as well as other more serious conditions that may overvoltage its output. When the  $V_{FB1}$  pin rises by more than 10% above its regulation point of 0.800V, the top MOSFET is turned off and the bottom MOSFET is turned on until the overvoltage condition is cleared.

#### **Buck Power Good (PGOOD1)**

Channel 1 has a PGOOD1 pin that is connected to an open drain of an internal N-channel MOSFET. The MOSFET turns on and pulls the PGOOD1 pin low when the  $V_{FB1}$  pin voltage is not within ±10% of the 0.8V reference voltage for the buck channel. The PGOOD1 pin is also pulled low when the RUN1 pin is low (shut down). When the  $V_{FB1}$  pin voltage is within the ±10% requirement, the MOSFET is turned off and the pin is allowed to be pulled up by an external resistor to a source no greater than 6V.

#### **Boost Overvoltage Indicator (OV2)**

The OV2 pin is an overvoltage indicator that signals whether the output voltage of the channel 2 boost controller goes over its programmed regulated voltage. The pin is connected to an open drain of an internal N-channel MOSFET. The MOSFET turns on and pulls the OV2 pin low when the  $V_{FB2}$  pin voltage is less than 110% of the 1.2V reference voltage for the boost channel. The OV2 pin is also pulled low when the RUN2 pin is low (shut down). When the  $V_{FB2}$  pin voltage goes higher than 110% of the 1.2V reference, the MOSFET is turned off and the pin is allowed to be pulled up by an external resistor to a source no greater than 6V.

#### **Buck Foldback Current**

When the buck output voltage falls to less than 70% of its nominal level, foldback current limiting is activated, progressively lowering the peak current limit in proportion to the severity of the overcurrent or short-circuit condition. Foldback current limiting is disabled during the soft-start interval (as long as the  $V_{FB1}$  voltage is keeping up with the TRACK/SS1 voltage). There is no foldback current limiting for the boost channel.

#### Cascaded Boost+Buck Regulator

The LTC7812 can be configured to regulate two separate, completely independent outputs, one boost and one buck. Or, it can be configured as a cascaded Boost+Buck single output converter that regulates an output voltage from an input voltage that can be above, below, or equal to the output voltage. When cascaded, the input voltage feeds the boost regulator, which generates an intermediate node supply  $(V_{\mbox{\scriptsize MID}})$  that then serves as the input to the buck regulator, which then regulates the output voltage.

When used as a cascaded Boost+Buck regulator, the LTC7812 has distinct advantages compared to traditional single inductor buck-boost regulators. Even though it requires two inductors, these inductors are individually smaller and provide inherent filtering at the input and output, substantially reducing conducted EMI and voltage ripple, thereby requiring less input and output filtering. Even though they are cascaded, the boost and buck regulators are independently optimized and compensated. The buck regulator on the output provides a very fast transient response compared to a buck-boost regulator, further reducing the amount of output capacitance that is required. The LTC7812 also features a very low quiescent current Burst Mode operation which dramatically reduces power loss and increases efficiency at light loads. Thus, for those applications that require low EMI, low ripple. fast transient response, low quiescent current, and/or high light load efficiency, the LTC7812 cascaded Boost+Buck regulator provides an excellent solution.

The Typical Application on the first page is a basic LTC7812 application circuit. LTC7812 can be configured to use either DCR (inductor resistance) sensing or low value resistor sensing. The choice between the two current sensing schemes is largely a design trade-off between cost, power consumption, and accuracy. DCR sensing is becoming popular because it saves expensive current sensing resistors and is more power efficient, especially in high current applications. However, current sensing resistors provide the most accurate current limits for the controller. Other external component selection is driven by the load requirement, and begins with the selection of R<sub>SENSE</sub> (if R<sub>SENSE</sub> is used) and inductor value. Next, the power MOSFETs are selected. Finally, input and output capacitors are selected.

#### SENSE+ and SENSE- Pins

The SENSE<sup>+</sup> and SENSE<sup>-</sup> pins are the inputs to the current comparators.

Buck Controller (SENSE1+/SENSE1-): The common mode voltage range on these pins is 0V to 28V (absolute maximum), enabling the LTC7812 to regulate a buck output voltage up to a nominal 24V set point (allowing margin for tolerances and transients). The SENSE1+ pin is high impedance over the full common mode range, drawing at most  $\pm 1\mu A$ . This high impedance allows the current comparators to be used in inductor DCR sensing. The impedance of the SENSE1- pin changes depending on the common mode voltage. When SENSE1- is less than INTV<sub>CC</sub>-0.5V, a small current of less than 1μA flows out of the pin. When SENSE1- is above INTV<sub>CC</sub>+0.5V, a higher current ( $\approx 700\mu A$ ) flows into the pin. Between INTV<sub>CC</sub>-0.5V and INTV<sub>CC</sub>+0.5V, the current transitions from the smaller current to the higher current.

Boost Controller (SENSE2+/SENSE2-): The common mode input range for these pins is 2.5V to 38V, allowing the boost converter to operate from inputs over this full range. The SENSE2+ pin also provides power to the current comparator and draws about 170 $\mu$ A during normal operation (when not shut down or asleep in Burst Mode operation). There is a small bias current of less than 1 $\mu$ A that flows out of the SENSE2-pin. This high impedance on the SENSE2-pin allows the current comparator to be used in inductor DCR sensing.

Filter components mutual to the sense lines should be placed close to the LTC7812, and the sense lines should run close together to a Kelvin connection underneath the current sense element (shown in Figure 1). Sensing cur-





Figure 1. Sense Lines Placement with Inductor or Sense Resistor


rent elsewhere can effectively add parasitic inductance and capacitance to the current sense element, degrading the information at the sense terminals and making the programmed current limit unpredictable. If DCR sensing is used (Figure 2b), resistor R1 should be placed close to the switching node, to prevent noise from coupling into sensitive small-signal nodes.

#### **Low Value Resistor Current Sensing**

A typical sensing circuit using a discrete resistor is shown in Figure 2a. R<sub>SENSE</sub> is chosen based on the required output current.



2a. Using a Resistor to Sense Current



2b. Using the Inductor DCR to Sense Current

Figure 2. Current Sensing Methods

The current comparators have a maximum threshold  $V_{SENSE(MAX)}$  of 50mV. The current comparator threshold sets the peak of the inductor current, yielding a maximum average output current,  $I_{MAX}$ , equal to the peak value less half the peak-to-peak ripple current,  $\Delta I_L$ . To calculate the sense resistor value, use the equation:

$$R_{SENSE} = \frac{V_{SENSE(MAX)}}{I_{MAX} + \frac{\Delta I_L}{2}}$$

When using the controller in very high duty cycle conditions, the maximum output current level will be reduced due to the internal compensation required to meet stability criterion for switching regulators operating at greater than 50% duty factor. A curve is provided in the Typical Performance Characteristics section to estimate this reduction in peak output current level depending upon the operating duty factor.

#### **Inductor DCR Sensing**

For applications requiring the highest possible efficiency at high load currents, the LTC7812 is capable of sensing the voltage drop across the inductor DCR, as shown in Figure 2b. The DCR of the inductor represents the small amount of DC winding resistance of the copper, which can be less than  $1m\Omega$  for today's low value, high current inductors. In a high current application requiring such an inductor, conduction loss through a sense resistor would cost several points of efficiency compared to DCR sensing.

If the external R1||R2 • C1 time constant is chosen to be exactly equal to the L/DCR time constant, the voltage drop across the external capacitor is equal to the drop across the inductor DCR multiplied by R2/(R1 + R2). R2 scales the voltage across the sense terminals for applications where the DCR is greater than the target sense resistor value. To properly dimension the external filter components, the DCR of the inductor must be known. It can be measured using a good RLC meter, but the DCR tolerance is not always the same and varies with temperature; consult the manufacturers' data sheets for detailed information.

Using the inductor ripple current value from the Inductor Value Calculation section, the target sense resistor value is:

$$R_{(EQUIV)} = \frac{V_{SENSE(MAX)}}{I_{MAX} + \frac{\Delta I_L}{2}}$$

To ensure that the application will deliver full load current over the full operating temperature range, determine  $R_{SENSE(EQUIV)}$ , keeping in mind that the maximum current sense threshold ( $V_{SENSE(MAX)}$ ) for the LTC7812 is fixed at 50mV.

Next, determine the DCR of the inductor. Where provided, use the manufacturer's maximum value, usually given at 20°C. Increase this value to account for the temperature coefficient of resistance, which is approximately 0.4%/°C. A conservative value for  $T_{L(MAX)}$  is 100°C.

To scale the maximum inductor DCR to the desired sense resistor value, use the divider ratio:

$$R_{D} = \frac{R_{SENSE(EQUIV)}}{DCR_{MAX} at T_{L(MAX)}}$$

C1 is usually selected to be in the range of  $0.1\mu\text{F}$  to  $0.47\mu\text{F}$ . This forces R1||R2 to around 2k, reducing error that might have been caused by the SENSE+ pin's  $\pm 1\mu\text{A}$  current.

The equivalent resistance R1||R2 is scaled to the room temperature inductance and maximum DCR:

R1|| R2 = 
$$\frac{L}{(DCR \text{ at } 20^{\circ}C) \cdot C1}$$

The sense resistor values are:

$$R1 = \frac{R1 || R2}{R_D}; \quad R2 = \frac{R1 \cdot R_D}{1 - R_D}$$

The maximum power loss in R1 is related to duty cycle. For the buck controllers, the maximum power loss will occur in continuous mode at the maximum input voltage:

$$P_{LOSS} R1 = \frac{(V_{IN(MAX)} - V_{OUT}) \cdot V_{OUT}}{R1}$$

For the boost controller, the maximum power loss in R1 will occur in continuous mode at  $V_{IN}=1/2 \bullet V_{OUT}$ :

$$P_{LOSS} R1 = \frac{(V_{OUT(MAX)} - V_{IN}) \cdot V_{IN}}{R1}$$

Ensure that R1 has a power rating higher than this value. If high efficiency is necessary at light loads, consider this power loss when deciding whether to use DCR sensing or sense resistors. Light load power loss can be modestly higher with a DCR network than with a sense resistor, due to the extra switching losses incurred through R1. However, DCR sensing eliminates a sense resistor, reduces conduction losses and provides higher efficiency at heavy loads. Peak efficiency is about the same with either method.

#### **Inductor Value Calculation**

The operating frequency and inductor selection are interrelated in that higher operating frequencies allow the use of smaller inductor and capacitor values. So why would anyone ever choose to operate at lower frequencies with larger components? The answer is efficiency. A higher frequency generally results in lower efficiency because of MOSFET gate charge losses. In addition to this basic trade-off, the effect of inductor value on ripple current and low current operation must also be considered.

The inductor value has a direct effect on ripple current. The inductor ripple current  $\Delta I_L$  decreases with higher inductance or frequency. For the buck controller,  $\Delta I_L$  increases with higher  $V_{IN}$ :

$$\Delta I_{L} = \frac{1}{(f)(L)} V_{OUT} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$

For the boost controller, the inductor ripple current  $\Delta I_L$  increases with higher  $V_{OUT}$ :

$$\Delta I_{L} = \frac{1}{(f)(L)} V_{IN} \left( 1 - \frac{V_{IN}}{V_{OUT}} \right)$$

Accepting larger values of  $\Delta I_L$  allows the use of low inductances, but results in higher output voltage ripple and greater core losses. A reasonable starting point for setting ripple current is  $\Delta I_L = 0.3(I_{MAX})$ . The maximum  $\Delta I_L$  occurs at the maximum input voltage for the buck and  $V_{IN} = 1/2 \bullet V_{OUT}$  for the boost.

7812f

The inductor value also has secondary effects. The transition to Burst Mode operation begins when the average inductor current required results in a peak current below 25% of the current limit (30% for the boost) determined by R<sub>SENSE</sub>. Lower inductor values (higher  $\Delta I_L$ ) will cause this to occur at lower load currents, which can cause a dip in efficiency in the upper range of low current operation. In Burst Mode operation, lower inductance values will cause the burst frequency to decrease.

#### Inductor Core Selection

Once the value for L is known, the type of inductor must be selected. High efficiency converters generally cannot afford the core loss found in low cost powdered iron cores, forcing the use of more expensive ferrite or molypermalloy cores. Actual core loss is independent of core size for a fixed inductor value, but it is very dependent on inductance selected. As inductance increases, core losses go down. Unfortunately, increased inductance requires more turns of wire and therefore copper losses will increase.

Ferrite designs have very low core loss and are preferred at high switching frequencies, so design goals can concentrate on copper loss and preventing saturation. Ferrite core material saturates "hard," which means that inductance collapses abruptly when the peak design current is exceeded. This results in an abrupt increase in inductor ripple current and consequent output voltage ripple. Do not allow the core to saturate!

#### **Power MOSFET Selection**

Two external power MOSFETs must be selected for each controller in the LTC7812: one N-channel MOSFET for the top switch (main switch for the buck, synchronous for the boost), and one N-channel MOSFET for the bottom switch (main switch for the boost, synchronous for the buck).

The peak-to-peak drive levels are set by the INTV $_{CC}$  voltage. This voltage is typically 5.4V during start-up (see EXTV $_{CC}$  Pin Connection). Consequently, logic-level threshold MOSFETs must be used in most applications. Pay close attention to the BV $_{DSS}$  specification for the MOSFETs as well; many of the logic level MOSFETs are limited to 30V or less.

Selection criteria for the power MOSFETs include the on-resistance  $R_{DS(ON)}$ , Miller capacitance  $C_{MILLER}$ , input

voltage and maximum output current. Miller capacitance,  $C_{MILLER}$ , can be approximated from the gate charge curve usually provided on the MOSFET manufacturers' data sheet.  $C_{MILLER}$  is equal to the increase in gate charge along the horizontal axis while the curve is approximately flat divided by the specified change in  $V_{DS}$ . This result is then multiplied by the ratio of the application applied  $V_{DS}$  to the gate charge curve specified  $V_{DS}$ . When the IC is operating in continuous mode the duty cycles for the top and bottom MOSFETs are given by:

Buck Main Switch Duty Cycle = 
$$\frac{V_{OUT}}{V_{IN}}$$
  
Buck Sync Switch Duty Cycle =  $\frac{V_{IN} - V_{OUT}}{V_{IN}}$   
Boost Main Switch Duty Cycle =  $\frac{V_{OUT} - V_{IN}}{V_{OUT}}$   
Boost Sync Switch Duty Cycle =  $\frac{V_{IN}}{V_{OUT}}$ 

The MOSFET power dissipations at maximum output current are given by:

$$\begin{split} &P_{\text{MAIN\_BUCK}} = \frac{V_{\text{OUT}}}{V_{\text{IN}}} \Big(I_{\text{OUT}(\text{MAX})}\Big)^2 \, \big(1 + \delta\big) R_{\text{DS}(\text{ON})} \, + \\ & (V_{\text{IN}})^2 \bigg(\frac{I_{\text{OUT}(\text{MAX})}}{2}\bigg) (R_{\text{DR}}) (C_{\text{MILLER}}) \, \bullet \\ & \bigg[\frac{1}{V_{\text{INTVCC}} - V_{\text{THMIN}}} + \frac{1}{V_{\text{THMIN}}}\bigg] (f) \\ & P_{\text{SYNC\_BUCK}} = \frac{V_{\text{IN}} - V_{\text{OUT}}}{V_{\text{IN}}} \Big(I_{\text{OUT}(\text{MAX})}\Big)^2 \, \big(1 + \delta\big) R_{\text{DS}(\text{ON})} \\ & P_{\text{MAIN\_BOOST}} = \frac{\Big(V_{\text{OUT}} - V_{\text{IN}}\Big) V_{\text{OUT}}}{V_{\text{IN}}^2} \Big(I_{\text{OUT}(\text{MAX})}\Big)^2 \, \bullet \\ & (1 + \delta\big) R_{\text{DS}(\text{ON})} + \Big(\frac{V_{\text{OUT}}^3}{V_{\text{IN}}}\Big) \Big(\frac{I_{\text{OUT}(\text{MAX})}}{2}\Big) \, \bullet \\ & (R_{\text{DR}}) \Big(C_{\text{MILLER}}\Big) \, \bullet \left[\frac{1}{V_{\text{INTVCC}} - V_{\text{THMIN}}} + \frac{1}{V_{\text{THMIN}}}\right] (f) \\ & P_{\text{SYNC\_BOOST}} = \frac{V_{\text{IN}}}{V_{\text{OUT}}} \Big(I_{\text{OUT}(\text{MAX})}\Big)^2 \, \big(1 + \delta\big) R_{\text{DS}(\text{ON})} \end{split}$$

7812fc

where  $\delta$  is the temperature dependency of  $R_{DS(ON)}$  and  $R_{DR}$  (approximately  $2\Omega)$  is the effective driver resistance at the MOSFET's Miller threshold voltage.  $V_{THMIN}$  is the typical MOSFET minimum threshold voltage.

Both MOSFETs have I<sup>2</sup>R losses while the main N-channel equations for the buck and boost controllers include an additional term for transition losses, which are highest at high input voltages for the buck and low input voltages for the boost. For  $V_{IN}$  < 20V (high  $V_{IN}$  for the boost) the high current efficiency generally improves with larger MOSFETs, while for  $V_{IN} > 20V$  (low  $V_{IN}$  for the boost) the transition losses rapidly increase to the point that the use of a higher R<sub>DS(ON)</sub> device with lower C<sub>MILLER</sub> actually provides higher efficiency. The synchronous MOSFET losses for the buck controller are greatest at high input voltage when the top switch duty factor is low or during a short-circuit when the synchronous switch is on close to 100% of the period. The synchronous MOSFET losses for the boost controller are greatest when the input voltage approaches the output voltage or during an overvoltage event when the synchronous switch is on 100% of the period.

The term (1+  $\delta$ ) is generally given for a MOSFET in the form of a normalized R<sub>DS(ON)</sub> vs Temperature curve, but  $\delta$  = 0.005/°C can be used as an approximation for low voltage MOSFETs.

#### Boost CIN, COUT Selection

The input ripple current in a boost converter is relatively low (compared with the output ripple current), because this current is continuous. The boost input capacitor  $C_{IN}$  voltage rating should comfortably exceed the maximum input voltage. Although ceramic capacitors can be relatively tolerant of overvoltage conditions, aluminum electrolytic capacitors are not. Be sure to characterize the input voltage for any possible overvoltage transients that could apply excess stress to the input capacitors.

The value of  $C_{\text{IN}}$  is a function of the source impedance, and in general, the higher the source impedance, the higher the required input capacitance. The required amount of input capacitance is also greatly affected by the duty cycle. High output current applications that also experience high duty cycles can place great demands on the input supply, both in terms of DC current and ripple current.

In a boost converter, the output has a discontinuous current, so  $C_{OUT}$  must be capable of reducing the output voltage ripple. The effects of ESR (equivalent series resistance) and the bulk capacitance must be considered when choosing the right capacitor for a given output ripple voltage. The steady ripple due to charging and discharging the bulk capacitance is given by:

$$Ripple = \frac{I_{OUT(MAX)} \bullet \left(V_{OUT} - V_{IN(MIN)}\right)}{C_{OUT} \bullet V_{OUT} \bullet f} V$$

where  $C_{OLIT}$  is the output filter capacitor.

The steady ripple due to the voltage drop across the ESR is given by:

$$\Delta V_{ESR} = I_{L(MAX)} \bullet ESR$$

Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements. Dry tantalum, special polymer, aluminum electrolytic and ceramic capacitors are all available in surface mount packages. Ceramic capacitors have excellent low ESR characteristics but can have a high voltage coefficient. Capacitors are now available with low ESR and high ripple current ratings such as OS-CON and POSCAP.

#### **Buck CIN and COUT Selection**

The selection of  $C_{IN}$  is usually based off the worst-case RMS input current. The highest  $(V_{OUT})(I_{OUT})$  product needs to be used in the formula shown in Equation 1 to determine the maximum RMS capacitor current requirement.

In continuous mode, the source current of the top MOSFET is a square wave of duty cycle  $(V_{OUT})/(V_{IN})$ . To prevent large voltage transients, a low ESR capacitor sized for the maximum RMS current of one channel must be used. The maximum RMS capacitor current is given by:

$$C_{IN}$$
 Required  $I_{RMS} \approx \frac{I_{MAX}}{V_{IN}} [(V_{OUT})(V_{IN} - V_{OUT})]^{1/2}$ 

This formula has a maximum at  $V_{IN} = 2V_{OUT}$ , where  $I_{RMS} = I_{OUT}/2$ . This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that capacitor manufacturers' ripple current ratings are often based on only 2000 hours of life.

This makes it advisable to further derate the capacitor, or to choose a capacitor rated at a higher temperature than required. Several capacitors may be paralleled to meet size or height requirements in the design. Due to the high operating frequency of the LTC7812, ceramic capacitors can also be used for  $C_{\rm IN}$ . Always consult the manufacturer if there is any question.

A small (0.1 $\mu$ F to 1 $\mu$ F) bypass capacitor between the chip  $V_{IN}$  pin and ground, placed close to the LTC7812, is also suggested. A small ( $\leq$ 10 $\Omega$ ) resistor placed between  $C_{IN}$  (C1) and the  $V_{IN}$  pin provides further isolation.

The selection of  $C_{OUT}$  is driven by the effective series resistance (ESR). Typically, once the ESR requirement is satisfied, the capacitance is adequate for filtering. The output ripple ( $\Delta V_{OUT}$ ) is approximated by:

$$\Delta V_{OUT} \approx \Delta I_{L} \left( ESR + \frac{1}{8 \cdot f \cdot C_{OUT}} \right)$$

where f is the operating frequency,  $C_{OUT}$  is the output capacitance and  $\Delta I_L$  is the ripple current in the inductor. The output ripple is highest at maximum input voltage since  $\Delta I_L$  increases with input voltage.

#### **Setting Output Voltage**

The LTC7812 output voltages are each set by an external feedback resistor divider carefully placed across the output, as shown in Figure 3. The regulated output voltages are determined by:

$$V_{OUT, BUCK} = 0.8V \left(1 + \frac{R_B}{R_A}\right)$$

$$V_{OUT, BOOST} = 1.2V \left(1 + \frac{R_B}{R_A}\right)$$




Figure 3. Setting Output Voltage

To improve the frequency response, a feedforward capacitor,  $C_{FF}$ , may be used. Great care should be taken to route the  $V_{FB}$  line away from noise sources, such as the inductor or the SW line.

#### Tracking and Soft-Start (TRACK/SS1, SS2 Pins)

The start-up of each  $V_{OUT}$  is controlled by the voltage on the respective TRACK/SS pin (TRACK/SS1 for channel 1, SS2 for channel 2). When the voltage on the TRACK/SS pin is less than the internal 0.8V reference (1.2V reference for the boost channel), the LTC7812 regulates the  $V_{FB}$  pin voltage to the voltage on the TRACK/SS pin instead of the internal reference. Likewise, the TRACK/SS1 pin for the buck channel can be used to program an external soft-start function or to allow  $V_{OUT}$  to track another supply during start-up.





Figure 4. Using the TRACK/SS Pin to Program Soft-Start

Soft-start is enabled by simply connecting a capacitor from the TRACK/SS pin to ground, as shown in Figure 4. An internal  $5\mu A$  current source charges the capacitor, providing a linear ramping voltage at the TRACK/SS pin. The LTC7812 will regulate the  $V_{FB}$  pin (and hence  $V_{OUT}$ ) according to the voltage on the TRACK/SS pin, allowing  $V_{OUT}$  to rise smoothly from 0V to its final regulated value. The total soft-start time will be approximately:

$$t_{SS\_BUCK} = C_{SS} \cdot \frac{0.8V}{5\mu A}$$
$$t_{SS\_BOOST} = C_{SS} \cdot \frac{1.2V}{5\mu A}$$

7812fc






Figure 5. Two Different Modes of Output Voltage Tracking

Alternatively, the TRACK/SS1 pin for the buck controller can be used to track another supply during start-up, as shown qualitatively in Figures 5a and 5b. To do this, a resistor divider should be connected from the master supply ( $V_X$ ) to the TRACK/SS pin of the slave supply ( $V_{OUT}$ ), as shown in Figure 6. During start-up  $V_{OUT}$  will track  $V_X$  according to the ratio set by the resistor divider:

$$\frac{V_X}{V_{OUT}} = \frac{R_A}{R_{TRACKA}} \bullet \frac{R_{TRACKA} + R_{TRACKB}}{R_A + R_B}$$

For coincident tracking  $(V_{OUT} = V_X \text{ during start-up})$ ,

 $R_A = R_{TRACKA}$ 

 $R_B = R_{TRACKB}$ 




Figure 6. Using the TRACK/SS Pin for Tracking

#### INTV<sub>CC</sub> Regulators

The LTC7812 features two separate internal P-channel low dropout linear regulators (LDO) that supply power at the INTV<sub>CC</sub> pin from either the V<sub>BIAS</sub> supply pin or the EXTV<sub>CC</sub> pin depending on the connection of the EXTV<sub>CC</sub> pin. INTV<sub>CC</sub> powers the gate drivers and much of the LTC7812's internal circuitry. The V<sub>BIAS</sub> LDO and the EXTV<sub>CC</sub> LDO regulate INTV<sub>CC</sub> to 5.4V. Each of these must be bypassed to ground with a minimum of 4.7µF ceramic capacitor. No matter what type of bulk capacitor is used, an additional 1µF ceramic capacitor placed directly adjacent to the INTV<sub>CC</sub> and PGND IC pins is highly recommended. Good bypassing is needed to supply the high transient currents required by the MOSFET gate drivers and to prevent interaction between the channels.

High input voltage applications in which large MOSFETs are being driven at high frequencies may cause the maximum junction temperature rating for the LTC7812 to be exceeded. The INTV<sub>CC</sub> current, which is dominated by the gate charge current, may be supplied by either the V<sub>BIAS</sub> LDO or the EXTV<sub>CC</sub> LDO. When the voltage on the EXTV<sub>CC</sub> pin is less than 4.7V, the V<sub>BIAS</sub> LDO is enabled. Power dissipation for the IC in this case is highest and is equal to V<sub>BIAS</sub> • I<sub>INTVCC</sub>. The gate charge current is dependent on operating frequency as discussed in the Efficiency Considerations section. The junction temperature can be estimated

by using the equations given in Note 2 of the Electrical Characteristics. For example, the LTC7812 INTV $_{\rm CC}$  current is limited to less than 33mA from a 38V supply when not using the EXTV $_{\rm CC}$  supply at a 70°C ambient temperature in the QFN package:

$$T_{.1} = 70^{\circ}C + (33\text{mA})(38\text{V})(44^{\circ}C/\text{W}) = 125^{\circ}C$$

To prevent the maximum junction temperature from being exceeded, the input supply current must be checked while operating in continuous conduction mode (PLLIN/MODE =  $INTV_{CC}$ ) at maximum  $V_{IN}$ .

When the voltage applied to EXTV $_{CC}$  rises above 4.7V, the V $_{BIAS}$  LDO is turned off and the EXTV $_{CC}$  LDO is enabled. The EXTV $_{CC}$  LDO remains on as long as the voltage applied to EXTV $_{CC}$  remains above 4.5V. The EXTV $_{CC}$  LDO attempts to regulate the INTV $_{CC}$  voltage to 5.4V, so while EXTV $_{CC}$  is less than 5.4V, the LDO is in dropout and the INTV $_{CC}$  voltage is approximately equal to EXTV $_{CC}$ . When EXTV $_{CC}$  is greater than 5.4V, up to an absolute maximum of 14V, INTV $_{CC}$  is regulated to 5.4V.

Using the EXTV<sub>CC</sub> LDO allows the MOSFET driver and control power to be derived from one of the LTC7812's switching regulator outputs (4.7V  $\leq$  V<sub>OUT</sub>  $\leq$  14V) during normal operation and from the V<sub>BIAS</sub> LDO when the output is out of regulation (e.g., startup, short-circuit). If more current is required through the EXTV<sub>CC</sub> LDO than is specified, an external Schottky diode can be added between the EXTV<sub>CC</sub> and INTV<sub>CC</sub> pins. In this case, do not apply more than 6V to the EXTV<sub>CC</sub> pin and make sure that EXTV<sub>CC</sub>  $\leq$  V<sub>BIAS</sub>.

Significant efficiency and thermal gains can be realized by powering INTV $_{CC}$  from the buck output, since the V $_{IN}$  current resulting from the driver and control currents will be scaled by a factor of (Duty Cycle)/(Switcher Efficiency). For 5V to 14V regulator outputs, this means connecting the EXTV $_{CC}$  pin directly to V $_{OUT}$ . Tying the EXTV $_{CC}$  pin to a 8.5V supply reduces the junction temperature in the previous example from 125°C to:

$$T_J = 70^{\circ}C + (33\text{mA})(8.5\text{V})(44^{\circ}\text{C/W}) = 82^{\circ}\text{C}$$

However, for 3.3V and other low voltage outputs, additional circuitry is required to derive INTV<sub>CC</sub> power from the output.

The following list summarizes the four possible connections for  $EXTV_{CC}$ :

- EXTV<sub>CC</sub> grounded. This will cause INTV<sub>CC</sub> to be powered from the internal 5.4V regulator resulting in an efficiency penalty of up to 10% at high input voltages.
- EXTV<sub>CC</sub> connected directly to the output voltage of one of the buck regulators. This is the normal connection for a 5V to 14V regulator and provides the highest efficiency.
- 3. EXTV<sub>CC</sub> connected to an external supply. If an external supply is available in the 5V to 14V range, it may be used to power EXTV<sub>CC</sub> providing it is compatible with the MOSFET gate drive requirements. Ensure that  $EXTV_{CC} \le V_{BIAS}$ .
- 4. EXTV<sub>CC</sub> connected to an output-derived boost network off one of the buck regulators. For 3.3V and other low voltage buck regulators, efficiency gains can still be realized by connecting EXTV<sub>CC</sub> to an output-derived voltage that has been boosted to greater than 4.7V. Ensure that EXTV<sub>CC</sub>  $\leq$  V<sub>BIAS</sub>.

#### Topside MOSFET Driver Supply (C<sub>B</sub>, D<sub>B</sub>)

External bootstrap capacitors C<sub>B</sub> connected to the BOOST pins supply the gate drive voltages for the topside MOS-FETs. Capacitor C<sub>B</sub> in the Functional Diagram is charged though external diode D<sub>B</sub> from INTV<sub>CC</sub> when the SW pin is low. When one of the topside MOSFETs is to be turned on, the driver places the C<sub>B</sub> voltage across the gate-source of the desired MOSFET. This enhances the MOSFET and turns on the topside switch. The switch node voltage, SW, rises to  $V_{IN}$  for the buck channel ( $V_{OUT}$  for the boost channel) and the BOOST pin follows. With the topside MOSFET on, the boost voltage is above the input supply:  $V_{BOOST} = V_{IN} + V_{INTVCC} (V_{BOOST} = V_{OUT} + V_{INTVCC}$ for the boost controller). The value of the boost capacitor C<sub>R</sub> needs to be 100 times that of the total input capacitance of the topside MOSFET(s). The reverse breakdown of the external Schottky diode must be greater than V<sub>IN(MAX)</sub> for the buck channels and V<sub>OUT(MAX)</sub> for the boost channel.

The external diode  $D_B$  can be a Schottky diode or silicon diode, but in either case it should have low leakage and fast recovery. Pay close attention to the reverse leakage at high temperatures where it generally increases substantially.

The topside MOSFET driver for the boost channel includes an internal charge pump that delivers current to the bootstrap capacitor from the BOOST2 pin. This charge current maintains the bias voltage required to keep the top MOSFET on continuously during dropout/overvoltage conditions. The Schottky/silicon diode selected for the boost topside driver should have a reverse leakage less than the available output current the charge pump can supply. Curves displaying the available charge pump current under different operating conditions can be found in the Typical Performance Characteristics section.

A leaky diode  $D_B$  in the boost converter can not only prevent the top MOSFET from fully turning on but it can also completely discharge the bootstrap capacitor  $C_B$  and create a current path from the input voltage to the BOOST2 pin to INTV $_{CC}$ . This can cause INTV $_{CC}$  to rise if the diode leakage exceeds the current consumption on INTV $_{CC}$ . This is particularly a concern in Burst Mode operation where the load on INTV $_{CC}$  can be very small. There is an internal voltage clamp on INTV $_{CC}$  that prevents the INTV $_{CC}$  voltage from running away, but this clamp should be regarded as a failsafe only. The external Schottky or silicon diode should be carefully chosen such that INTV $_{CC}$  never gets charged up much higher than its normal regulation voltage.

Care should also be taken when choosing the external diode  $D_B$  for the buck controller. A leaky diode not only increases the quiescent current of the buck converter, but it can also cause a similar leakage path to  $INTV_{CC}$  from  $V_{OUT}$  for applications with output voltages greater than the  $INTV_{CC}$  voltage (~5.4V).

## Fault Conditions: Buck Current Limit and Current Foldback

The LTC7812 includes current foldback for the buck channels to help limit load current when the output is shorted to ground. If the buck output falls below 70% of its nominal output level, then the maximum sense voltage is progressively lowered from 100% to 40% of its maximum selected value. Under short-circuit conditions

with very low duty cycles, the buck channel will begin cycle skipping in order to limit the short-circuit current. In this situation the bottom MOSFET will be dissipating most of the power but less than in normal operation. The short-circuit ripple current is determined by the minimum on-time  $t_{ON(MIN)}$  of the LTC7812 ( $\approx$ 95ns), the input voltage and inductor value:

$$\Delta I_{L(SC)} = t_{ON(MIN)} (V_{IN}/L)$$

The resulting average short-circuit current is:

$$I_{SC} = 40\% \bullet I_{LIM(MAX)} - \frac{1}{2}\Delta I_{L(SC)}$$

## Fault Conditions: Buck Overvoltage Protection (Crowbar)

The overvoltage crowbar is designed to blow a system input fuse when the output voltage of the buck regulator rises much higher than nominal levels. The crowbar causes huge currents to flow, that blow the fuse to protect against a shorted top MOSFET if the short occurs while the controller is operating.

A comparator monitors the buck output for overvoltage conditions. The comparator detects faults greater than 10% above the nominal output voltage. When this condition is sensed, the top MOSFET of the buck controller is turned off and the bottom MOSFET is turned on until the overvoltage condition is cleared. The bottom MOSFET remains on continuously for as long as the overvoltage condition persists; if V<sub>OUT</sub> returns to a safe level, normal operation automatically resumes.

A shorted top MOSFET for the buck channel will result in a high current condition which will open the system fuse. The switching regulator will regulate properly with a leaky top MOSFET by altering the duty cycle to accommodate the leakage.

#### **Fault Conditions: Over Temperature Protection**

At higher temperatures, or in cases where the internal power dissipation causes excessive self heating on chip (such as  $\mbox{INTV}_{CC}$  short to ground), the over temperature shutdown circuitry will shut down the LTC7812. When the junction temperature exceeds approximately 170°C, the over temperature circuitry disables the  $\mbox{INTV}_{CC}$  LDO, causing the  $\mbox{INTV}_{CC}$  supply to collapse and effectively shutting

down the entire LTC7812 chip. Once the junction temperature drops back to approximately 155°C, the INTV<sub>CC</sub> LDO turns back on. Long term overstress ( $T_J > 125$ °C) should be avoided as it can degrade the performance or shorten the life of the part.

#### Phase-Locked Loop and Frequency Synchronization

The LTC7812 has an internal phase-locked loop (PLL) comprised of a phase frequency detector, a lowpass filter, and a voltage-controlled oscillator (VCO). This allows the turn-on of the TG1 and BG1 to be locked to the rising edge of an external clock signal applied to the PLLIN/MODE pin. The phase detector is an edge sensitive digital type that provides nearly zero degrees phase shift between the external and internal oscillators. This type of phase detector does not exhibit false lock to harmonics of the external clock.

If the external clock frequency is greater than the internal oscillator's frequency,  $f_{OSC}$ , then current is sourced continuously from the phase detector output, pulling up the VCO input. When the external clock frequency is less than  $f_{OSC}$ , current is sunk continuously, pulling down the VCO input. If the external and internal frequencies are the same but exhibit a phase difference, the current sources turn on for an amount of time corresponding to the phase difference. The voltage at the VCO input is adjusted until the phase and frequency of the internal and external oscillators are identical. At the stable operating point, the phase detector output is high impedance and the internal filter capacitor, holds the voltage at the VCO input.

Note that the LTC7812 can only be synchronized to an external clock whose frequency is within range of the LTC7812's internal VCO, which is nominally 55kHz to 1MHz. This is guaranteed to be between 75kHz and 850kHz.

Typically, the external clock (on PLLIN/MODE pin) input high threshold is 1.6V, while the input low threshold is 1.2V.

Rapid phase-locking can be achieved by using the FREQ pin to set a free-running frequency near the desired synchronization frequency. The VCO's input voltage is prebiased at a frequency correspond to the frequency set by the FREQ pin. Once prebiased, the PLL only needs to adjust the frequency slightly to achieve phase-lock and synchronization. Although it is not required that the

free-running frequency be near external clock frequency, doing so will prevent the operating frequency from passing through a large range of frequencies as the PLL locks.

Table 1 summarizes the different states in which the FREQ pin can be used.

Table 1

FREQ PIN	PLLIN/MODE PIN	FREQUENCY
0V	DC Voltage	350kHz
INTV <sub>CC</sub>	DC Voltage	535kHz
Resistor to SGND	DC Voltage	50kHz to 900kHz
Any of the Above	External Clock	Phase-Locked to External Clock




Figure 7. Relationship Between Oscillator Frequency and Resistor Value at the FREQ Pin

#### **Minimum On-Time Considerations**

Minimum on-time  $t_{ON(MIN)}$  is the smallest time duration that the LTC7812 is capable of turning on the top MOSFET (bottom MOSFET for the boost controller). It is determined by internal timing delays and the gate charge required to turn on the top MOSFET. Low duty cycle applications may approach this minimum on-time limit and care should be taken to ensure that

$$\begin{split} t_{\text{ON(MIN)\_BUCK}} &< \frac{V_{\text{OUT}}}{V_{\text{IN}}(f)} \\ t_{\text{ON(MIN)\_BOOST}} &< \frac{V_{\text{OUT}} - V_{\text{IN}}}{V_{\text{OUT}}(f)} \end{split}$$

7812fc

If the duty cycle falls below what can be accommodated by the minimum on-time, the controller will begin to skip cycles. The output voltage will continue to be regulated, but the ripple voltage and current will increase.

The minimum on-time for the LTC7812 is approximately 95ns for the buck and 120ns for the boost. However, as the peak sense voltage decreases the minimum on-time gradually increases up to about 130ns. This is of particular concern in forced continuous applications with low ripple current at light loads. If the duty cycle drops below the minimum on-time limit in this situation, a significant amount of cycle skipping can occur with correspondingly larger current and voltage ripple.

#### **Efficiency Considerations**

The percent efficiency of a switching regulator is equal to the output power divided by the input power times 100%. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Percent efficiency can be expressed as:

$$%Efficiency = 100\% - (L1 + L2 + L3 + ...)$$

where L1, L2, etc. are the individual losses as a percentage of input power.

Although all dissipative elements in the circuit produce losses, four main sources usually account for most of the losses in LTC7812 circuits: 1) IC  $V_{BIAS}$  current, 2) INTV<sub>CC</sub> regulator current, 3)  $I^2R$  losses, 4) Topside MOSFET transition losses.

- The V<sub>BIAS</sub> current is the DC supply current given in the Electrical Characteristics table, which excludes MOS-FET driver and control currents. V<sub>BIAS</sub> current typically results in a small (<0.1%) loss.</li>
- 2. INTV<sub>CC</sub> current is the sum of the MOSFET driver and control currents. The MOSFET driver current results from switching the gate capacitance of the power MOSFETs. Each time a MOSFET gate is switched from low to high to low again, a packet of charge, dQ, moves from INTV<sub>CC</sub> to ground. The resulting dQ/dt is a current out of INTV<sub>CC</sub> that is typically much larger than the control circuit current. In continuous mode, I<sub>GATECHG</sub>

=  $f(Q_T + Q_B)$ , where  $Q_T$  and  $Q_B$  are the gate charges of the topside and bottom side MOSFETs.

Supplying INTV<sub>CC</sub> from an output-derived source power through EXTV<sub>CC</sub> will scale the  $V_{IN}$  current required for the driver and control circuits by a factor of (Duty Cycle)/ (Efficiency). For example, in a 20V to 5V application, 10mA of INTV<sub>CC</sub> current results in approximately 2.5mA of  $V_{IN}$  current. This reduces the mid-current loss from 10% or more (if the driver was powered directly from  $V_{IN}$ ) to only a few percent.

- 3. I<sup>2</sup>R losses are predicted from the DC resistances of the fuse (if used), MOSFET, inductor, current sense resistor, and input and output capacitor ESR. In continuous mode the average output current flows through L and R<sub>SENSE</sub>, but is "chopped" between the topside MOSFET and the synchronous MOSFET. If the two MOSFETs have approximately the same R<sub>DS(ON)</sub>, then the resistance of one MOSFET can simply be summed with the resistances of L, R<sub>SFNSF</sub> and ESR to obtain I<sup>2</sup>R losses. For example, if each  $R_{DS(ON)} = 30m\Omega$ ,  $R_L = 50m\Omega$ ,  $R_{SENSE}$ =  $10m\Omega$  and  $R_{ESR} = 40m\Omega$  (sum of both input and output capacitance losses), then the total resistance is  $130m\Omega$ . This results in losses ranging from 3% to 13% as the output current increases from 1A to 5A for a 5V output, or a 4% to 20% loss for a 3.3V output. Efficiency varies as the inverse square of V<sub>OLIT</sub> for the same external components and output power level. The combined effects of increasingly lower output voltages and higher currents required by high performance digital systems is not doubling but quadrupling the importance of loss terms in the switching regulator system!
- 4. Transition losses apply only to the top MOSFET(s) (bottom MOSFET for the boost), and become significant only when operating at high input voltages (typically 15V or greater). Transition losses can be estimated from:

Transition Loss = 
$$(1.7)V_{IN}^2 \cdot I_{O(MAX)} \cdot C_{RSS} \cdot f$$

Other hidden losses such as copper trace and internal battery resistances can account for an additional 5% to 10% efficiency degradation in portable systems. It is very important to include these "system" level losses during the design phase. The internal battery and fuse resistance losses can be minimized by making sure that

 $C_{IN}$  has adequate charge storage and very low ESR at the switching frequency. A 25W supply will typically require a minimum of  $20\mu F$  to  $40\mu F$  of capacitance having a maximum of  $20m\Omega$  to  $50m\Omega$  of ESR. Other losses including diode conduction losses during deadtime and inductor core losses generally account for less than 2% total additional loss.

#### **Checking Transient Response**

The regulator loop response can be checked by looking at the load current transient response. Switching regulators take several cycles to respond to a step in DC (resistive) load current. When a load step occurs, V<sub>OUT</sub> shifts by an amount equal to  $\Delta I_{LOAD(ESR)}$ , where ESR is the effective series resistance of  $C_{OUT}$ .  $\Delta I_{LOAD}$  also begins to charge or discharge C<sub>OUT</sub> generating the feedback error signal that forces the regulator to adapt to the current change and return V<sub>OUT</sub> to its steady-state value. During this recovery time V<sub>OUT</sub> can be monitored for excessive overshoot or ringing, which would indicate a stability problem. OPTI-LOOP compensation allows the transient response to be optimized over a wide range of output capacitance and ESR values. The availability of the I<sub>TH</sub> pin not only allows optimization of control loop behavior, but it also provides a DC coupled and AC filtered closed loop response test point. The DC step, rise time and settling at this test point truly reflects the closed loop response. Assuming a predominantly second order system, phase margin and/ or damping factor can be estimated using the percentage of overshoot seen at this pin. The bandwidth can also be estimated by examining the rise time at the pin. The  $I_{TH}$ external components shown in Figure 9 will provide an adequate starting point for most applications.

The  $I_{TH}$  series R-C filter sets the dominant pole-zero loop compensation. The values can be modified slightly (from 0.5 to 2 times their suggested values) to optimize transient response once the final PC layout is done and the particular output capacitor type and value have been determined. The output capacitors need to be selected because the various types and values determine the loop gain and phase. An output current pulse of 20% to 80% of full-load current having a rise time of  $1\mu s$  to  $10\mu s$  will

produce output voltage and  $I_{TH}$  pin waveforms that will give a sense of the overall loop stability without breaking the feedback loop.

Placing a power MOSFET directly across the output capacitor and driving the gate with an appropriate signal generator is a practical way to produce a realistic load step condition. The initial output voltage step resulting from the step change in output current may not be within the bandwidth of the feedback loop, so this signal cannot be used to determine phase margin. This is why it is better to look at the  $I_{TH}$  pin signal which is in the feedback loop and is the filtered and compensated control loop response.

The gain of the loop will be increased by increasing R and the bandwidth of the loop will be increased by decreasing C. If R is increased by the same factor that C is decreased, the zero frequency will be kept the same, thereby keeping the phase shift the same in the most critical frequency range of the feedback loop. The output voltage settling behavior is related to the stability of the closed-loop system and will demonstrate the actual overall supply performance.

A second, more severe transient is caused by switching in loads with large (>1µF) supply bypass capacitors. The discharged bypass capacitors are effectively put in parallel with  $C_{OUT}$ , causing a rapid drop in  $V_{OUT}$ . No regulator can alter its delivery of current quickly enough to prevent this sudden step change in output voltage if the load switch resistance is low and it is driven quickly. If the ratio of  $C_{LOAD}$  to  $C_{OUT}$  is greater than 1:50, the switch rise time should be controlled so that the load rise time is limited to approximately 25 •  $C_{LOAD}$ . Thus a  $10\mu F$  capacitor would require a 250µs rise time, limiting the charging current to about 200mA.

#### **Buck Design Example**

As a design example for the buck channel, assume  $V_{IN}=12V_{(NOMINAL)},\ V_{IN}=22V_{(MAX)},\ V_{OUT}=3.3V,\ I_{MAX}=6A,\ V_{SENSE(MAX)}=50mV,$  and f=350kHz.

The inductance value is chosen first based on a 30% ripple current assumption. The highest value of ripple current occurs at the maximum input voltage. Tie the FREQ pin

7812fc

to GND, generating 350kHz operation. The minimum inductance for 30% ripple current is:

$$\Delta I_{L} = \frac{V_{OUT}}{(f)(L)} \left( 1 - \frac{V_{OUT}}{V_{IN(NOMINAL)}} \right)$$

A  $3.9\mu H$  inductor will produce 29% ripple current. The peak inductor current will be the maximum DC value plus one half the ripple current, or 6.88A. Increasing the ripple current will also help ensure that the minimum on-time of 95ns is not violated. The minimum on-time occurs at maximum  $V_{IN}$ :

$$t_{ON(MIN)} = \frac{V_{OUT}}{V_{IN(MAX)}(f)} = \frac{3.3V}{22V(350kHz)} = 429ns$$

The  $R_{SENSE}$  resistor value can be calculated by using the minimum value for the maximum current sense threshold (43mV):

$$R_{SENSE} \le \frac{43mV}{6.88A} = 0.006\Omega$$

Choosing 1% resistors:  $R_A = 25k$  and  $R_B = 80.6k$  yields an output voltage of 3.33V.

The power dissipation on the top side MOSFET can be easily estimated. Choosing a Fairchild FDS6982S dual MOSFET results in:  $R_{DS(0N)}=0.035\Omega/0.022\Omega$ ,  $C_{MILLER}=215pF$ . At maximum input voltage with T(estimated) = 50°C:

$$P_{MAIN} = \frac{3.3V}{22V} (6A)^2 \left\{ 1 + (0.005)(50^{\circ}\text{C} - 25^{\circ}\text{C}) \right\}$$
$$(0.035\Omega) + (22V)^2 \frac{6A}{2} (2.5\Omega)(215\text{pF}) \bullet$$
$$\left\{ \frac{1}{5V - 2.3V} + \frac{1}{2.3V} \right\} (350\text{kHz}) = 433\text{mW}$$

A short-circuit to ground will result in a folded back current of:

$$I_{SC} = \frac{20 \,\text{mV}}{0.006 \Omega} - \frac{1}{2} \left\{ \frac{95 \text{ns}(22 \text{V})}{3.9 \mu \text{H}} \right\} = 3.07 \text{A}$$

with a typical value of  $R_{DS(ON)}$  and  $\zeta = (0.005/^{\circ}C)(25^{\circ}C) = 0.125$ . The resulting power dissipated in the bottom MOSFET is:

$$P_{SYNC} = (2.23A)^2 (1.125)(0.022\Omega) = 233mW$$

which is less than under full-load conditions.

The input capacitor to the buck regulator  $C_{IN}$  is chosen for an RMS current rating of at least 3A at temperature assuming only this channel is on.  $C_{OUT}$  is chosen with an ESR of  $0.02\Omega$  for low output ripple. The output ripple in continuous mode will be highest at the maximum input voltage. The output voltage ripple due to ESR is approximately:

$$V_{ORIPPLE} = R_{ESR} (\Delta I_L) = 0.02\Omega(1.75A) = 35mV_{P-P}$$

#### **PC Board Layout Checklist**

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the IC. Figure 8 illustrates the current waveforms present in the various branches of the synchronous boost and buck regulators operating in the continuous mode. Check the following in your layout:

- Are the signal and power grounds kept separate? The combined IC signal ground pin and the ground return of C<sub>INTVCC</sub> must return to the combined C<sub>OUT</sub> (–) terminals. The path formed by the top N-channel MOSFET, bottom N-channel MOSFET and the C<sub>IN</sub> capacitor should have short leads and PC trace lengths. The output capacitor (–) terminals should be connected as close as possible to the (–) terminals of the input capacitor by placing the capacitors next to each other and away from the Schottky loop described above.
- 2. Do the LTC7812  $V_{FB}$  pins' resistive dividers connect to the (+) terminals of  $C_{OUT}$ ? The resistive divider must be connected between the (+) terminal of  $C_{OUT}$  and signal ground. The feedback resistor connections should not be along the high current input feeds from the input capacitor(s).
- 3. Are the SENSE<sup>-</sup> and SENSE<sup>+</sup> leads routed together with minimum PC trace spacing? The filter capacitor between SENSE<sup>+</sup> and SENSE<sup>-</sup> should be as close as possible to the IC. Ensure accurate current sensing with Kelvin connections at the sense resistor.

- 4. Is the INTV<sub>CC</sub> decoupling capacitor connected close to the IC, between the INTV<sub>CC</sub> and the power ground pins? This capacitor carries the MOSFET drivers' current peaks. An additional 1 $\mu$ F ceramic capacitor placed immediately next to the INTV<sub>CC</sub> and PGND pins can help improve noise performance substantially.
- 5. Keep the switching nodes (SW1, SW2), top gate nodes (TG1, TG2), and boost nodes (BOOST1, BOOST2) away from sensitive small-signal nodes, especially from the opposites channel's voltage and current sensing feedback pins. All of these nodes have very large and fast moving signals and therefore should be kept on the output side of the LTC7812 and occupy minimum PC trace area.
- 6. Use a modified star ground technique: a low impedance, large copper area central grounding point on the same side of the PC board as the input and output capacitors with tie-ins for the bottom of the INTV<sub>CC</sub> decoupling capacitor, the bottom of the voltage feedback resistive divider and the SGND pins of the IC.

#### **PC Board Layout Debugging**

Start with one controller on at a time. It is helpful to use a DC-50MHz current probe to monitor the current in the inductor while testing the circuit. Monitor the output switching node (SW pin) to synchronize the oscilloscope to the internal oscillator and probe the actual output voltage as well. Check for proper performance over the operating voltage and current range expected in the application. The frequency of operation should be maintained over the input voltage range down to dropout and until the output load drops below the low current operation threshold—typically 25% of the maximum designed current level in Burst Mode operation.

The duty cycle percentage should be maintained from cycle to cycle in a well-designed, low noise PCB implementation. Variation in the duty cycle at a subharmonic rate can sug-

gest noise pickup at the current or voltage sensing inputs or inadequate loop compensation. Overcompensation of the loop can be used to tame a poor PC layout if regulator bandwidth optimization is not required. Only after each controller is checked for its individual performance should both controllers be turned on at the same time.

Reduce  $V_{\text{IN}}$  from its nominal level to verify operation of the regulator in dropout. Check the operation of the undervoltage lockout circuit by further lowering  $V_{\text{IN}}$  while monitoring the outputs to verify operation.

Investigate whether any problems exist only at higher output currents or only at higher input voltages. If problems coincide with high input voltages and low output currents, look for capacitive coupling between the BOOST, SW, TG, and possibly BG connections and the sensitive voltage and current pins. The capacitor placed across the current sensing pins needs to be placed immediately adjacent to the pins of the IC. This capacitor helps to minimize the effects of differential noise injection due to high frequency capacitive coupling. If problems are encountered with high current output loading at lower input voltages, look for inductive coupling between C<sub>IN</sub>, Schottky and the top MOSFET components to the sensitive current and voltage sensing traces. In addition, investigate common ground path voltage pickup between these components and the SGND pin of the IC.

An embarrassing problem, which can be missed in an otherwise properly working switching regulator, results when the current sensing leads are hooked up backwards. The output voltage under this improper hookup will still be maintained but the advantages of current mode control will not be realized. Compensation of the voltage loop will be much more sensitive to component selection. This behavior can be investigated by temporarily shorting out the current sensing resistor—don't worry, the regulator will still maintain control of the output voltage.




Figure 8a. Branch Current Waveforms for Boost Regulator




Figure 8b. Branch Current Waveforms for Buck Regulator

## Compensation and $V_{\mbox{\scriptsize MID}}$ Capacitance in a Cascaded Boost+Buck Regulator

When using the LTC7812 as a cascaded Boost+Buck regulator, the boost and buck regulator control loops are compensated individually. While this may seem more complicated, this is actually advantageous, as the inherently fast buck loop can be designed to handle the output load transient, while the boost loop is less important and can be slower.

The amount of capacitance needed on the intermediate  $V_{MID}$  node (boost output) and the buck output  $V_{OUT}$  depends on a number of factors, including the input voltage, output voltage, load current and the nature of any transients, and the mode of operation (Burst Mode operation, forced continuous mode, or pulse-skipping mode).

In general, the buck regulator should be designed to handle any output load transients and provide sufficiently low output ripple.

The boost regulator does not need to respond as fast, as the  $V_{MID}$  node can tolerate relatively high ripple and/or transient dips and therefore does not necessarily need a lot of capacitance. The  $V_{MID}$  node capacitance needs to be able to handle the input ripple current from the buck regulator. It also needs to be large enough that the boost regulator's voltage ripple and/or transient dips do not appear as significant input line steps to the buck regulator and feed through to the buck regulator's output.

The ripple on the  $V_{MID}$  node is higher in Burst Mode operation and pulse-skipping mode than in forced continuous mode, especially at light loads and/or if the input voltage is slightly below the regulated boost output ( $V_{MID}$ ) voltage. Thus, Burst Mode and pulse-skipping mode generally require more  $V_{MID}$  capacitance than in forced continuous mode to maintain a similar amount of ripple.

The capacitance on the  $V_{\mbox{\scriptsize MID}}$  node can be all ceramic, or some combination of ceramic and polarized (tantalum, electrolytic, etc.) capacitors.

## Choosing the V<sub>MID</sub> Voltage in a Cascaded Boost+Buck Regulator

There are many performance tradeoffs when considering where to set the  $V_{MID}$  (boost output) regulation voltage  $(V_{MID\_REG})$  relative to the input voltage  $(V_{IN})$  range and output (buck) regulation voltage  $(V_{OUT\_REG})$ . These tradeoffs include efficiency, quiescent current, switching noise/EMI, and voltage ripple.

Remember that  $V_{MID}$  will follow  $V_{IN}$  if  $V_{IN} > V_{MID\_REG}$  (see the Boost Controller Operation when  $V_{IN} > V_{OUT}$  section in the OPERATION section.) If  $V_{IN} < V_{MID\_REG}$ ,  $V_{MID}$  is regulated to  $V_{MID\_REG}$ .

Consider as an example an automotive application that requires a regulated 12V output voltage generated from a vehicle battery. The battery spends most of its operating lifetime in a normal range of 10V to 16V, but may dip to as low as 2.5V during engine start and rise as high as 38V during high voltage transients.

We can designate the minimum normal operating voltage as  $V_{IN\_MIN\_OP} = 10V$ , and the maximum normal operating voltage as  $V_{IN\_MAX\_OP} = 16V$ . So what voltage should we choose for  $V_{MID\_REG}$ ?

#### REGULATED OUTPUT VOLTAGE

In this example, note that we want a tightly regulated output ( $V_{OUT\_REG} = 12V$ ), which is within our normal operating range ( $V_{IN\_MIN\_OP} < V_{OUT\_REG} < V_{IN\_MAX\_OP}$ ). We want  $V_{MID\_REG} > V_{OUT\_REG}$  to provide headroom for the buck regulator, but we have a choice of whether to set  $V_{MID\_REG}$  above or below  $V_{IN\_MAX\_OP}$ .

OPTION A:  $V_{MID\_REG} > V_{OUT\_REG}$  and  $V_{MID\_REG} > V_{IN\ MAX\ OP}$ 

In this option, we set  $V_{MID\_REG} > V_{IN\_MAX\_OP}$  (e.g.,  $V_{MID\_REG} = 18V$ ). Both the boost regulator and the buck regulator are switching (at full, constant frequency if in forced continuous mode) over the full 10V to 16V normal operating range. Since the boost regulator is always

switching, the efficiency is lower and the input ripple and EMI, while predictable and still low, are higher than other potential options.

OPTION B: 
$$V_{IN\_MIN\_OP} < V_{OUT\_REG} < V_{MID\_REG} < V_{IN\_MAX\_OP}$$

This is similar to option A, but  $V_{MID\_REG}$  is set within the normal operating input voltage range (e.g.,  $V_{MID\_REG}$  = 14V). When  $V_{IN}$  is well below  $V_{MID\_REG}$ , this option is like Option A. But as  $V_{IN}$  approaches  $V_{MID\_REG}$ , the boost controller will gradually begin skipping cycles (even in forced continuous mode) once it reaches minimum-ontime. If  $V_{IN} > V_{MID\_REG}$ , then  $V_{MID}$  follows  $V_{IN}$ . In this region, OPTION B is more efficient than OPTION A since the boost is not switching. But this is at the expense of the cycle-skipping (non-constant frequency ripple) when  $V_{IN}$  is slightly below  $V_{MID\_REG}$ .

## LOOSELY REGULATED OUTPUT (Pass-Through Regulator)

In some applications, it is not critical that  $V_{OUT}$  be tightly regulated, but rather that it remains within a certain voltage range. Suppose, in our example, that it is only important that  $V_{OUT}$  be maintained within the normal battery operating voltage range of 10V to 16V. We can consider a third option:

OPTION C: 
$$V_{MID\_REG} = V_{IN\_MIN\_OP}$$
 and  $V_{OUT\_REG} = V_{IN\_MAX\_OP}$ 

Here we set  $V_{MID\_REG} = V_{IN\_MIN\_OP} = 10V$  and  $V_{OUT\_REG} = V_{IN\_MAX\_OP} = 16V$ . So the boost regulator only boosts when  $V_{IN} < 10V$  and the buck regulator only bucks when  $V_{IN} > 16V$ . When  $V_{IN}$  is between 10V to 16V, the circuit is in a pass-through or wire mode where there is very little

switching. The boost regulator is not boosting (TG2 is on 100% in forced continuous mode) and the buck regulator is operating in dropout (with TG1 on at an effective 99% duty cycle.) This makes the circuit very efficient, especially at heavy loads, with extremely low input and output ripple and EMI. Note that in this pass-through mode, the circuit does not benefit from the LTC7812's ultralow quiescent current of  $33\mu A$  in Burst Mode since the buck regulator does not go to sleep because  $V_{OUT} < V_{OUT}$  REG = 16V.

## REGULATED OUTPUT VOLTAGE BELOW NORMAL INPUT VOLTAGE OPERATING RANGE


In some applications, the desired output voltage might be less than the minimum normal operating voltage, but still higher than the worst-case minimum input voltage. Consider our previous example, but instead suppose we want  $V_{OUT}$ = 5V. In this case, we can set our  $V_{MID\_REG}$  such that:

So we might set  $V_{MID\_REG}$  just below 10V, so that the boost regulator never switches within the normal operating range and only needs to boost during the input voltage dips below 10V. The buck controller always regulates the  $V_{OUT}$  to 5V, and the boost regulator's inductor and  $V_{MID}$  capacitance create a filter that substantially reduces any input ripple and results in very little conducted EMI on the input.

Table 1 summarizes some of the performance trade-offs of these four potential ways to set the  $V_{MID}$  regulation voltage in an LTC7812 cascaded Boost+Buck regulator.

Table 1. Summary of Trade-Offs in Determining the  $V_{\mbox{\scriptsize MID}}$  Voltage in a Cascaded Boost+Buck Regulator


	A	В	C	D
Option	V <sub>MID_REG</sub> > V <sub>OUT_REG</sub> and V <sub>MID_REG</sub> > V <sub>IN_MAX_OP</sub>	V <sub>IN_MIN_OP</sub> < V <sub>OUT_REG</sub> < V <sub>MID_REG</sub> < V <sub>IN_MAX_OP</sub>	V <sub>MID_REG</sub> = V <sub>IN_MIN_OP</sub> and V <sub>OUT_REG</sub> = V <sub>IN_MAX_OP</sub> (Pass-Through /Wire Mode)	V <sub>IN_MIN_OP</sub> > V <sub>MID_REG</sub> > V <sub>OUT_REG</sub>
Example for Normal Input Operating Range of 10V – 16V (V <sub>IN_MIN_OP</sub> = 10V V <sub>IN_MAX_OP</sub> = 16) with a Full Range of 2.5V – 38V	$V_{MID\_REG} = 18V$ $V_{OUT} = V_{OUT\_REG} = 12V$	V <sub>MID_REG</sub> =14V V <sub>OUT</sub> = V <sub>OUT_REG</sub> = 12V	V <sub>MID_REG</sub> = 10V V <sub>OUT_REG</sub> = 16V V <sub>OUT</sub> = 10V – 16V	$V_{MID\_REG} = 10V$ $V_{OUT} = \overline{V}_{OUT\_REG} = 5V$
Boost Boosting in Normal Operating Range?	Yes, Over Full Range	Yes, When V <sub>IN</sub> < V <sub>MID_REG</sub>	No	No
Buck Bucking in Normal Operating Range?	Yes, Over Full Range	Yes, Over Full Range	No, in Dropout	Yes, Over Full Range
LTC7812 No-Load Quiescent Current in Burst Mode Operation	33µА	33µА	~3mA	33µА
Heavy Load Efficiency	Slightly Lower	High When Not Boosting; Slightly Lower When Boosting	Highest	High
Input Ripple	Low	Low When Boosting; Very Low When Not Boosting; Some Cycle-Skipping During Transition	Extremely Low	Very Low
Output Ripple	Low	Low	Extremely Low	Low
EMI in Normal Operating Range	Low	Very Low When Not Boosting; Low When Boosting	Extremely Low	Very Low
Example for Normal Operating Range: V <sub>IN_MIN_OP</sub> = 10V – V <sub>IN_MAX_OP</sub> = 16V	V <sub>MID_REG</sub> = 18V V <sub>OUT</sub> = V <sub>OUT_REG</sub> = 12V Figure 10	V <sub>MID_REG</sub> =14V V <sub>OUT</sub> = V <sub>OUT_REG</sub> = 12V Figure 9	V <sub>MID_REG</sub> = 10V V <sub>OUT_REG</sub> = 16V V <sub>OUT</sub> = 10V – 16V Figure 11	V <sub>MID_REG</sub> = 10V V <sub>OUT</sub> = V <sub>OUT_REG</sub> = 5V Figure 12



 $\begin{array}{l} \mathbf{M_{TOP1}}, \, \mathbf{M_{TOP2}}, \, \mathbf{M_{BOT1}}, \, \mathbf{M_{BOT2}}; \, \mathbf{INFINEON} \, \mathbf{BSC027N04LS} \\ \mathbf{L1}; \, \mathbf{WURTH} \, 7443320470 \\ \mathbf{L2}; \, \mathbf{WURTH} \, 7443320100 \end{array}$ 

C<sub>IN1</sub>, C<sub>MID5</sub>: KEMET T521X336M050ATE075 C<sub>OUT3</sub>: KEMET T521V476M020ATE055 D<sub>B1</sub>, D<sub>B2</sub>: CENTRAL SEMI CMDSH-4E

\*WHEN V  $_{IN}$  < 8V, MAXIMUM LOAD CURRENT AVAILABLE IS REDUCED \*\*V  $_{MID}$  = 14V WHEN V  $_{IN}$  < 14V  $_{MID}$  FOLLOWS V  $_{IN}$  WHEN V  $_{IN}$  > 14V






Figure 9. Wide Input Range to 12V/8A Low IQ, Cascaded Boost+Buck Regulator (V<sub>MID</sub> Boosted to 14V)





Figure 10. Wide Input Range to 12V/8A Low  $I_Q$ , Cascaded Boost+Buck Regulator ( $V_{MID} = 18V$ )



 $\begin{array}{l} \text{M}_{\text{TOP1}}, \text{M}_{\text{TOP2}}, \text{M}_{\text{BOT1}}, \text{M}_{\text{BOT2}}; \text{INFINEON BSC027N04LS} \\ \text{L1: WURTH 7443320470} \\ \text{L2: WURTH 7443320100} \\ \text{C}_{\text{IN1}}, \text{C}_{\text{MID5}}, \text{KEMET T521X336M050ATE075} \\ \text{C}_{\text{OUT3}}; \text{KEMET T521V476M020ATE055} \\ \text{D}_{\text{B1}}, \text{D}_{\text{B2}}; \text{CENTRAL SEMI CMDSH-4E} \end{array}$ 

USB: USB: CENTRAL SEMI WINDON-4E

"VOUT = 16V WHEN V<sub>IN</sub> > 10V

VOUT = 16V WHEN V<sub>IN</sub> > 16V

VOUT FOLLOWS V<sub>IN</sub> WHEN V<sub>IN</sub> IS 10V TO 16V

"WHEN V<sub>IN</sub> & SV, MAXIMUM LOAD CURRENT AVAILABLE IS REDUCED

"VMID = 10V WHEN V<sub>IN</sub> < 10V

VMID FOLLOWS V<sub>IN</sub> WHEN V<sub>IN</sub> > 10V





Figure 11. Wide Input Range Pass-Through Cascaded Boost+Buck Regulator



M<sub>TOP1</sub>, M<sub>BOT1</sub>: INFINEON BSZ097N04LS M<sub>TOP2</sub>, M<sub>BOT2</sub>: INFINEON BSC027N04LS L1: WURTH 744314490 L2: WURTH 744325120 C<sub>IN1</sub>, C<sub>MID1</sub>: SUNCON 50CE220LX C<sub>OUT1</sub>: SANYO 6TPB220ML D<sub>B1</sub>, D<sub>B2</sub>: CENTRAL SEMI CMDSH-4E

\*V<sub>MID</sub> = 10V WHEN V<sub>IN</sub> < 10V V<sub>MID</sub> FOLLOWS V<sub>IN</sub> WHEN V<sub>IN</sub> > 10V





Figure 12. Wide Input Range to 5V/5A Low IQ Cascaded Boost + Buck Regulator (V<sub>MID</sub> Boosted to 10V)




\*WHEN V<sub>IN</sub> < 8V, MAXIMUM LOAD CURRENT AVAILABLE IS REDUCED

Figure 13. High Efficiency, 5V to 24V,  $V_{\text{IN}}$  to 24V/5A and 3.3V/5A DC/DC Regulator


#### PACKAGE DESCRIPTION

Please refer to http://www.linear.com/product/LTC7812#packaging for the most recent package drawings.

#### **UH Package** 32-Lead Plastic QFN (5mm × 5mm) (Reference LTC DWG # 05-08-1693 Rev D)



RECOMMENDED SOLDER PAD LAYOUT APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED



BOTTOM VIEW—EXPOSED PAD

#### NOTE:

- NOTIE:

  1. DRAWING PROPOSED TO BE A JEDEC PACKAGE OUTLINE
  MO-220 VARIATION WHHD-(X) (TO BE APPROVED)
  2. DRAWING NOT TO SCALE
  3. ALL DIMENSIONS ARE IN MILLIMETERS

- ALL DIMENSIONS ARE IN MILLIMETERS
   AL DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.20mm ON ANY SIDE 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION
- ON THE TOP AND BOTTOM OF PACKAGE

## **REVISION HISTORY**

REV	DATE	DESCRIPTION	PAGE NUMBER
Α	06/16	Changed graph, Efficiency vs Load Current, V <sub>IN</sub> = 18V	6
		Corrected Figure 13	41
В	04/17	Changed V <sub>FB1</sub> and V <sub>FB2</sub> to V <sub>FB1</sub>	4
		Corrected P <sub>MAIN</sub> equation	31
		Added V <sub>MID</sub> = 18V	38
С	05/17	Changed Reference Voltage Line Regulation condition	3