

Software-Selectable Multiprotocol Transceiver

FEATURES

- Software-Selectable Transceiver Supports:
 RS232, RS449, EIA530, EIA530-A, V.35, V.36, X.21
- TUV/Detecon Inc. Certified NET1 and NET2 Compliant (Test Report No. NET2/071601/98)
- TBR2 Compliant (Test Report No. CTR2/071601/98)
- Software-Selectable Cable Termination Using the LTC1344A
- Complete DTE or DCE Port with LTC1543, LTC1344A
- Operates from Single 5V Supply with LTC1543

APPLICATIONS

- Data Networking
- CSU and DSU
- Data Routers

DESCRIPTION


The LTC®1545 is a 5-driver/5-receiver multiprotocol transceiver. The LTC1545 and LTC1543 form the core of a complete software-selectable DTE or DCE interface port that supports the RS232, RS449, EIA530, EIA530-A, V.35, V.36 or X.21 protocols. Cable termination may be implemented using the LTC1344A software-selectable cable termination chip or by using existing discrete designs.

The LTC1545 runs from a 5V supply and the charge pump on the LTC1543. The part is available in a 36-lead SSOP surface mount package.

T. LTC and LT are registered trademarks of Linear Technology Corporation.

TYPICAL APPLICATION

DTE or DCE Multiprotocol Serial Interface with DB-25 Connector






ABSOLUTE MAXIMUM RATINGS

(Note 1)
Supply Voltage
V _{CC} 6.5V
V _{FF}
V _{DD} 0.3V to 10V
Input Voltage
Transmitters $-0.3V$ to $(V_{CC} + 0.3V)$
Receivers18V to 18V
Logic Pins $-0.3V$ to $(V_{CC} + 0.3V)$
Output Voltage
Transmitters $(V_{EE} - 0.3V)$ to $(V_{DD} + 0.3V)$
Receivers
Short-Circuit Duration
Transmitter Output Indefinite
Receiver Output Indefinite
V _{FF}
Operating Temperature Range
LTC1545C 0°C to 70°C
LTC1545I40°C to 85°C
Storage Temperature Range65°C to 150°C
Lead Temperature (Soldering, 10 sec)
Lead Telliperature (Solderling, 10 Sec) 500 C

PACKAGE/ORDER INFORMATION



Consult factory for Military grade parts.

ELECTRICAL CHARACTERISTICS

The \bullet denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_{CC} = 5V$, $V_{DD} = 8V$, $V_{EE} = -7V$ for V.28, -5.5V for V.10, V.11 (Notes 2, 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Supplies			'				
I _{CC}	V _{CC} Supply Current (DCE Mode,	RS530, RS530-A, X.21 Modes, No Load	•		2.7	5	mA
	All Digital Pins = GND or V_{CC})	RS530, RS530-A, X.21 Modes, Full Load	•		110	150	mA
		V.28 Mode, No Load	•		1	3	mA
		V.28 Mode, Full Load	•		1	3	mA
		No-Cable Mode, D4ENB = HIGH	•		10	500	μΑ
I _{EE}	V _{EE} Supply Current (DCE Mode,	RS530, RS530-A, X.21 Modes, No Load	•		2.0	4.0	mA
	All Digital Pins = GND or V _{CC})	RS530, X.21 Modes, Full Load	•		23	35	mA
		RS530-A, Full Load	•		34	50	mA
		V.28 Mode, No Load	•		1	3	mA
		V.28 Mode, Full Load	•		12	18	mA
		No-Cable Mode, D4ENB = HIGH	•		10	500	μΑ
I_{DD}	V _{DD} Supply Current (DCE Mode,	RS530, RS530-A, X.21 Modes, NoLoad	•		0.3	2	mA
22	All Digital Pins = GND or V _{CC})	RS530, RS530-A, X.21 Modes, Full Load	•		0.3	2	mA
		V.28 Mode, No Load	•		1	3	mA
		V.28 Mode, Full Load	•		13.5	18	mA
		No-Cable Mode, D4ENB = HIGH	•		10	500	μΑ
P_{D}	Internal Power Dissipation (DCE Mode,	RS530, RS530-A, X.21 Modes, Full Load			340		mW
-	(All Digital Pins = GND or V _{CC})	V.28 Mode, Full Load			64		mW



ELECTRICAL CHARACTERISTICS

The \bullet denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_{CC} = 5V$, $V_{DD} = 8V$, $V_{EE} = -7V$ for V.28, -5.5V for V.10, V.11 (Notes 2, 3)

SYMBOL	PARAMETER	RAMETER CONDITIONS					UNITS
Logic Inp	uts and Outputs						
V _{IH}	Logic Input High Voltage		•	2			V
V _{IL}	Logic Input Low Voltage		•			0.8	V
I _{IN}	Logic Input Current	D1, D2, D3, D4, D5 M0, M1, M2, DCE, D4ENB, R4EN = GND (LTC1545C) M0, M1, M2, DCE, D4ENB, R4EN = GND (LTC1545I) M0, M1, M2, DCE, D4ENB, R4EN = V _{CC}	•	-100 -120	-50 -50	±10 -30 -30 ±10	Αμ Αμ Αμ Αμ
V _{OH}	Output High Voltage	$I_0 = -4mA$	•	3	4.5		V
V _{OL}	Output Low Voltage	I ₀ = 4mA	•		0.3	0.8	V
I _{OSR}	Output Short-Circuit Current	$0V \le V_0 \le V_{CC}$	•	-50	40	50	mA
I _{OZR}	Three-State Output Current	$M0 = M1 = M2 = V_{CC}, 0V \le V_0 \le V_{CC}$			±1		μΑ
V.11 Driv	er						
V _{ODO}	Open Circuit Differential Output Voltage	R _L = 1.95k (Figure 1)	•			±5	V
V_{ODL}	Loaded Differential Output Voltage	$R_L = 50\Omega \text{ (Figure 1)}$ $R_L = 50\Omega \text{ (Figure 1)}$	•	0.5V _{0D0} ±2		0.67V _{ODO}	V
ΔV_{OD}	Change in Magnitude of Differential Output Voltage	$R_L = 50\Omega$ (Figure 1)	•			0.2	V
V _{OC}	Common Mode Output Voltage	$R_L = 50\Omega$ (Figure 1)	•			3	V
ΔV_{0C}	Change in Magnitude of Common Mode Output Voltage	$R_L = 50\Omega$ (Figure 1)	•			0.2	V
I _{SS}	Short-Circuit Current	V _{OUT} = GND				±150	mA
I _{OZ}	Output Leakage Current	$-0.25V \le V_0 \le 0.25V$, Power Off or No-Cable Mode or Driver Disabled	•		±1	±100	μА
t _r , t _f	Rise or Fall Time	LTC1545C (Figures 2, 5) LTC1545I (Figures 2, 5)	•	2 2	15 15	25 35	ns ns
t _{PLH}	Input to Output	LTC1545C (Figures 2, 5) LTC1545I (Figures 2, 5)	•	20 20	40 40	65 75	ns ns
t _{PHL}	Input to Output	LTC1545C (Figures 2, 5) LTC1545I (Figures 2, 5)	•	20 20	40 40	65 75	ns ns
Δt	Input to Output Difference, t _{PLH} - t _{PHL}	LTC1545C (Figures 2, 5) LTC1545I (Figures 2, 5)	•	0	3	12 17	ns ns
t _{SKEW}	Output to Output Skew	(Figures 2, 5)			3		ns
V.11 Rec	eiver						
V_{TH}	Input Threshold Voltage	$-7V \le V_{CM} \le 7V$	•	-0.2		0.2	V
ΔV_{TH}	Input Hysteresis	$-7V \le V_{CM} \le 7V$	•		15	40	mV
I _{IN}	Input Current (A, B)	$-10V \le V_{A,B} \le 10V$	•			±0.66	mA
R _{IN}	Input Impedance	$-10V \le V_{A,B} \le 10V$	•	15	30		kΩ
t _r , t _f	Rise or Fall Time	(Figures 2, 6)			15		ns
t _{PLH}	Input to Output	LTC1545C (Figures 2, 6) LTC1545I (Figures 2, 6)	•		50 50	80 90	ns ns
t _{PHL}	Input to Output	LTC1545C (Figures 2, 6) LTC1545I (Figures 2, 6)	•		50 50	80 90	ns ns
Δt	Input to Output Difference, t _{PLH} - t _{PHL}	LTC1545C (Figures 2, 6) LTC1545I (Figures 2, 6)	•	0	4 4	16 21	ns ns



ELECTRICAL CHARACTERISTICS

The \bullet denotes specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_{CC} = 5V$, $V_{DD} = 8V$, $V_{EE} = -7V$ for V.28, -5.5V for V.10, V.11 (Notes 2, 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V.10 Drive	r	'		1			
V_0	Output Voltage	Open Circuit, R _L = 3.9k	•	±4		±6	V
$\overline{V_T}$	Output Voltage	$R_L = 450\Omega$ (Figure 3) $R_L = 450\Omega$ (Figure 3)	•	±3.6 0.9V ₀			V
I _{SS}	Short-Circuit Current	V ₀ = GND				±150	mA
I _{OZ}	Output Leakage Current	$-0.25V \le V_0 \le 0.25V$, Power Off or No-Cable Mode or Driver Disabled	•		±0.1	±100	μА
t _r , t _f	Rise or Fall Time	$R_L = 450\Omega$, $C_L = 100pF$ (Figures 3, 7)			2		μS
t _{PLH}	Input to Output	$R_L = 450\Omega$, $C_L = 100pF$ (Figures 3, 7)			1		μS
t _{PHL}	Input to Output	$R_L = 450\Omega$, $C_L = 100pF$ (Figures 3, 7)			1		μS
V.10 Recei	iver						
V_{TH}	Receiver Input Threshold Voltage		•	-0.25		0.25	V
ΔV_{TH}	Receiver Input Hysteresis		•		25	50	mV
I _{IN}	Receiver Input Current	$-10V \le V_A \le 10V$	•			±0.66	mA
R _{IN}	Receiver Input Impedance	$-10V \le V_A \le 10V$	•	15	30		kΩ
t_r , t_f	Rise or Fall Time	(Figures 4, 8)			15		ns
t _{PLH}	Input to Output	(Figures 4, 8)			55		ns
t _{PHL}	Input to Output	(Figures 4, 8)			109		ns
Δt	Input to Output Difference, $ t_{PLH} - t_{PHL} $	(Figures 4, 8)			60		ns
V.28 Drive	r						
V ₀	Output Voltage	Open Circuit R _L = 3k (Figure 3)	•	±5	±8.5	±10	V V
I _{SS}	Short-Circuit Current	$V_0 = GND$	•			±150	mA
I _{OZ}	Output Leakage Current	$-0.25V \le V_0 \le 0.25V$, Power Off or No-Cable Mode or Driver Disabled	•		±1	±100	μА
SR	Slew Rate	$R_L = 3k, C_L = 2500pF (Figures 3, 7)$	•	4		30	V/µs
t _{PLH}	Input to Output	$R_L = 3k, C_L = 2500pF (Figures 3, 7)$	•		1.3	2.5	μS
t _{PHL}	Input to Output	$R_L = 3k, C_L = 2500pF (Figures 3, 7)$	•		1.3	2.5	μS
V.28 Recei	iver						
V_{THL}	Input Low Threshold Voltage		•		1.5	0.8	V
V_{TLH}	Input High Threshold Voltage		•	2	1.6		V
ΔV_{TH}	Receiver Input Hysterisis		•		0.1	0.3	V
R _{IN}	Receiver Input Impedance	$-15V \le V_A \le 15V$	•	3	5	7	kΩ
t _r , t _f	Rise or Fall Time	(Figures 4, 8)			15		ns
t _{PLH}	Input to Output	(Figures 4, 8)	•		60	100	ns
t _{PHL}	Input to Output	(Figures 4, 8)	•		150	450	ns

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: All currents into device pins are positive; all currents out of device are negative. All voltages are referenced to device ground unless otherwise specified.

Note 3: All typicals are given for V_{CC} = 5V, V_{DD} = 8V, V_{EE} = -7V for V.28, -5.5V for V.10, V.11 and T_A = $25^{\circ}C$.



PIN FUNCTIONS

V_{CC} (**Pins 1, 19**): Positive Supply for the Transceivers. $4.75V \le V_{CC} \le 5.25V$. Connect a 1µF capacitor to ground.

 V_{DD} (Pins 2, 20): Positive Supply Voltage for V.28. Connect to V_{DD} Pin 3 on LTC1543 or 8V supply. Connect a 1 μ F capacitor to ground.

D1 (Pin 3): TTL Level Driver 1 Input.

D2 (Pin 4): TTL Level Driver 2 Input.

D3 (Pin 5): TTL Level Driver 3 Input.

R1 (Pin 6): CMOS Level Receiver 1 Output.

R2 (Pin 7): CMOS Level Receiver 2 Output.

R3 (Pin 8): CMOS Level Receiver 3 Output.

D4 (Pin 9): TTL Level Driver 4 Input.

R4 (Pin 10): CMOS Level Receiver 4 Output.

M0 (Pin 11): TTL Level Mode Select Input 0 with Pull-Up to V_{CC} .

M1 (Pin 12): TTL Level Mode Select Input 1 with Pull-Up to V_{CC} .

M2 (Pin 13): TTL Level Mode Select Input 2 with Pull-Up to V_{CC} .

DCE/DTE (Pin 14): TTL Level Mode Select Input with Pull-Up to V_{CC} . Logic high enables Driver 3. Logic low enables Receiver 1.

D4ENB (Pin 15): TTL Level Enable Input with Pull-Up to V_{CC} . Logic low enables Driver 4.

R4EN (Pin 16): TTL Level Enable Input with Pull-Up to V_{CC} . Logic high enables Receiver 4.

R5 (Pin 17): CMOS Level Receiver 5 Output.

D5 (Pin 18): TTL Level Driver 5 Input.

D5 A (Pin 21): Driver 5 Output.

R5 A (Pin 22): Receiver 5 Input.

R4 A (Pin 23): Receiver 4 Input.

D4 A (Pin 24): Driver 4 Input.

R3 B (Pin 25): Receiver 3 Noninverting Input.

R3 A (Pin 26): Receiver 3 Inverting Input.

R2 B (Pin 27): Receiver 2 Noninverting Input.

R2 A (Pin 28): Receiver 2 Inverting Input.

D3/R1 B (Pin 29): Receiver 1 Noninverting Input and Driver 3 Noninverting Output.

D3/R1 A (Pin 30): Receiver 1 Inverting Input and Driver 3 Inverting Output.

D2 B (Pin 31): Driver 2 Noninverting Output.

D2 A (Pin 32): Driver 2 Inverting Output.

D1 B (Pin 33): Driver 1 Noninverting Output.

D1 A (Pin 34): Driver 1 Inverting Output.

GND (Pin 35): Ground.

 V_{EE} (Pin 36): Negative Supply Voltage. Connect to V_{EE} Pin 26 on LTC1543. Connect a $1\mu F$ capacitor to ground.

TEST CIRCUITS




Figure 1. V.11 Driver Test Circuit




Figure 2. V.11 Driver/Receiver AC Test Circuit



TEST CIRCUITS




Figure 3. V.10/V.28 Driver Test Circuit




Figure 4. V.10/V.28 Receiver Test Circuit

MODE SELECTION

						(Note 1)	(Note 2)		(Note 1)			(Note 3)	
LTC1545 MODE NAME	M2	M1	MO	D1	D2	D3	D4	D5	R1	R2	R3	` R4 ´	R5
Not Used (Default V.11)	0	0	0	V.11	V.11	V.11	V.10	V.10	V.11	V.11	V.11	V.10	V.10
RS530A	0	0	1	V.11	V.10	V.11	V.10	V.10	V.11	V.10	V.11	V.10	V.10
RS530	0	1	0	V.11	V.11	V.11	V.10	V.10	V.11	V.11	V.11	V.10	V.10
X.21	0	1	1	V.11	V.11	V.11	V.10	V.10	V.11	V.11	V.11	V.10	V.10
V.35	1	0	0	V.28	V.28	V.28	V.28	V.28	V.28	V.28	V.28	V.28	V.28
RS449/V.36	1	0	1	V.11	V.11	V.11	V.10	V.10	V.11	V.11	V.11	V.10	V.10
V.28/RS232	1	1	0	V.28	V.28	V.28	V.28	V.28	V.28	V.28	V.28	V.28	V.28
D4ENB = 1, R4EN = 0 M0 = M1 = M2 = 1	1	1	1	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z

Note 1: Driver 3 and Receiver 1 are enabled (and disabled) by DCE/DTE (Pin 14). Logic high enables Driver 3. Logic low enables Receiver 1.

Note 2: Driver 4 is enabled by D4ENB = 0 (Pin 15).

Note 3: Receiver 4 is enabled by R4EN = 1 (Pin 16).

SWITCHING TIME WAVEFORMS




Figure 5. V.11 Driver Propagation Delays

SWITCHING TIME WAVEFORMS




Figure 6. V.11 Receiver Propagation Delays




Figure 7. V.10, V.28 Driver Propagation Delays




Figure 8. V.10, V.28 Receiver Propagation Delays

APPLICATIONS INFORMATION

Overview

The LTC1543/LTC1545 form the core of a complete software-selectable DTE or DCE interface port that supports the RS232, RS449, EIA530, EIA530-A, V.35, V.36 or X.21 protocols. Cable termination may be implemented using the LTC1344A software-selectable cable termination chip or by using existing discrete designs.

A complete DCE-to-DTE interface operating in EIA530 mode is shown in Figure 9. The LTC1543 of each port is used to generate the clock and data signals. The LTC1545 is used to generate the control signals along with LL (Local Loop-Back), RL (Remote Loop-Back), TM (Test Mode) and RI (Ring Indicate). The LTC1344A cable termination chip is used only for the clock and data signals because they must support V.35 cable termination. The control signals do not need any external resistors.

Mode Selection

The interface protocol is selected using the mode select pins M0, M1 and M2 (see the Mode Selection table).

For example, if the port is configured as a V.35 interface, the mode selection pins should be M2 = 1, M1 = 0, M0 = 0. For the control signals, the drivers and receivers will operate in V.28 (RS232) electrical mode. For the clock and data signals, the drivers and receivers will operate in V.35 electrical mode. The DCE/ \overline{DTE} pin will configure the port for DCE mode when high, and DTE when low.

The interface protocol may be selected simply by plugging the appropriate interface cable into the connector. The mode pins are routed to the connector and are left unconnected (1) or wired to ground (0) in the cable as shown in Figure 10.






Figure 9. Complete Multiprotocol Interface in EIA530 Mode

The internal pull-up current sources will ensure a binary 1 when a pin is left unconnected and that the LTC1543/LTC1545 and the LTC1344A enter the no-cable mode when the cable is removed. In the no-cable mode the LTC1543/LTC1545 supply current drops to less than 200 μA and all LTC1543/LTC1545 driver outputs and LTC1344A resistive terminations are forced into a high impedance state.

The mode selection may also be accomplished by using jumpers to connect the mode pins to ground or V_{CC} .

Cable Termination

Traditional implementations have included switching resistors with expensive relays, or required the user to change termination modules every time the interface standard has changed. Custom cables have been used






Figure 10: Single Port DCE V.35 Mode Selection in the Cable

with the termination in the cable head or separate terminations are built on the board and a custom cable routes the signals to the appropriate termination. Switching the terminations with FETs is difficult because the FETs must remain off even though the signal voltage is beyond the supply voltage for the FET drivers or the power is off.

Using the LTC1344A along with the LTC1543/LTC1545 solves the cable termination switching problem. Via software control, the LTC1344A provides termination for the V.10 (RS423), V.11 (RS422), V.28 (RS232) and V.35 electrical protocols.

V.10 (RS423) Interface

A typical V.10 unbalanced interface is shown in Figure 11. A V.10 single-ended generator output A with ground C is connected to a differential receiver with inputs A' connected to A, and input C' connected to the signal return ground C. Usually, no cable termination is required for V.10 interfaces, but the receiver inputs must be compliant with the impedance curve shown in Figure 12.

The V.10 receiver configuration in the LTC1545 is shown in Figure 13. In V.10 mode switch S3 inside the LTC1545 is turned off. The noninverting input is disconnected inside the LTC1545 receiver and connected to ground. The cable termination is then the 30k input impedance to around of the LTC1545 V.10 receiver.

V.11 (RS422) Interface

A typical V.11 balanced interface is shown in Figure 14. A V.11 differential generator with outputs A and B with ground C is connected to a differential receiver with ground C', inputs A' connected to A, B' connected to B. The V.11 interface has a differential termination at the receiver end that has a minimum value of 100Ω . The termination resistor is optional in the V.11 specification, but for the high speed clock and data lines, the termination is required to prevent reflections from corrupting the data. The receiver inputs must also be compliant with the impedance curve shown in Figure 12.






Figure 11. Typical V.10 Interface




Figure 12. V.10 Receiver Input Impedance




Figure 13. V.10 Receiver Configuration




Figure 14. Typical V.11 Interface




Figure 15. V.11 Receiver Configuration

In V.11 mode, all switches are off except S1 inside the LTC1344A which connects a 103Ω differential termination impedance to the cable as shown in Figure 15.

V.28 (RS232) Interface

A typical V.28 unbalanced interface is shown in Figure 16. A V.28 single-ended generator output A with ground C is connected to a single-ended receiver with input A' connected to A, ground C' connected via the signal return ground C.

In V.28 mode, all switches are off except S3 inside the LTC1543/LTC1545 which connects a 6k (R8) impedance to ground in parallel with 20k (R5) plus 10k (R6) for a combined impedance of 5k as shown in Figure 17. The noninverting input is disconnected inside the LTC1543/LTC1545 receiver and connected to a TTL level reference voltage for a 1.4V receiver trip point.






Figure 16. Typical V.28 Interface




Figure 17. V.28 Receiver Configuration




Figure 18. Typical V.35 Interface

V.35 Interface

A typical V.35 balanced interface is shown in Figure 18. A V.35 differential generator with outputs A and B with ground C is connected to a differential receiver with ground C', inputs A' connected to A, B' connected to B. The

V.35 interface requires a T or delta network termination at the receiver end and the generator end. The receiver differential impedance measured at the connector must be $100\Omega \pm 10\Omega$, and the impedance between shorted terminals (A' and B') and ground C' must be $150\Omega \pm 15\Omega$.

In V.35 mode, both switches S1 and S2 inside the LTC1344A are on, connecting the T network impedance as shown in Figure 19. Both switches in the LTC1543 are off. The 30k input impedance of the receiver is placed in parallel with the T network termination, but does not affect the overall input impedance significantly.

The generator differential impedance must be 50Ω to 150Ω and the impedance between shorted terminals (A and B) and ground C must be 150Ω $\pm 15\Omega$. For the generator termination, switches S1 and S2 are both on and the top side of the center resistor is brought out to a pin so it can be bypassed with an external capacitor to reduce common mode noise as shown in Figure 20.




Figure 19. V.35 Receiver Configuration




Figure 20. V.35 Driver Using the LTC1344A



Any mismatch in the driver rise and fall times or skew in the driver propagation delays will force current through the center termination resistor to ground, causing a high frequency common mode spike on the A and B terminals. The common mode spike can cause EMI problems that are reduced by capacitor C1 which shunts much of the common mode energy to ground rather than down the cable.

No-Cable Mode

The no-cable mode (M0=M1=M2=D4ENB=1, R4EN=0) is intended for the case when the cable is disconnected from the connector. The charge pump, bias circuitry, drivers and receivers are turned off, the driver outputs are forced into a high impedance state, and the supply current drops to less than $200\mu A$.

Charge Pump

The LTC1543 uses an internal capacitive charge pump to generate V_{DD} and V_{EE} as shown in Figure 21. A voltage doubler generates about 8V on V_{DD} and a voltage inverter generates about -7.5 V for $V_{EE}.$ Four $1 \mu F$ surface mounted tantalum or ceramic capacitors are required for C1, C2, C3 and C4. The V_{EE} capacitor C5 should be a minimum of $3.3 \mu F.$ All capacitors are 16V and should be placed as close as possible to the LTC1543 to reduce EMI. The turn-on time for the charge pump is 60ms.




Figure 21. Charge Pump

Receiver Fail-Safe

All LTC1543/LTC1545 receivers feature fail-safe operation in all modes. If the receiver inputs are left floating or shorted together by a termination resistor, the receiver output will always be forced to a logic high.

DTE vs DCE Operation

The DCE/DTE pin acts as an enable for Driver 3/Receiver 1 in the LTC1543, and Driver 3/Receiver 1 in the LTC1545.

The LTC1543/LTC1545 can be configured for either DTE or DCE operation in one of two ways: a dedicated DTE or DCE port with a connector of appropriate gender, or a port with one connector that can be configured for DTE or DCE operation by rerouting the signals to the LTC1543/LTC1545 using a dedicated DTE cable or dedicated DCE cable.

A dedicated DTE port using a DB-25 male connector is shown in Figure 22. The interface mode is selected by logic outputs from the controller or from jumpers to either V_{CC} or GND on the mode select pins. A dedicated DCE port using a DB-25 female connector is shown in Figure 23.

A port with one DB-25 connector, can be configured for either DTE or DCE operation is shown in Figure 24. The configuration requires separate cables for proper signal routing in DTE or DCE operation. For example, in DTE mode, the TXD signal is routed to Pins 2 and 14 via Driver 1 in the LTC1543. In DCE mode, Driver 1 now routes the RXD signal to Pins 2 and 14.

Compliance Testing

A European standard EN 45001 test report is available for the LTC1343/LTC1545/LTC1344A chipset. A copy of the test report is available from LTC or TUV Telecom Services Inc. (formerly Detecon Inc.)

The title of the report is:

Test Report No. NET2/071601/98.

The address of TUV Telecom Services Inc. is:

TUV Telecom Services Inc. Suite 107 1775 Old Highway 8 St. Paul, MN 55112 USA Tel. +1 (612) 639-0775 Fax. +1 (612) 639-0873



TYPICAL APPLICATIONS




Figure 22. Controller-Selectable Multiprotocol DTE Port with DB-25 Connector



TYPICAL APPLICATIONS C6 C7 C8 100pF 100pF 100pF LTC1344A V_{CC} LATCH 1 C13 1μF \$ DCE/DTE CHARGE 1 C12 1μF PUMP **-** C4 M2 M3 M3 M4 20 22 23 24 1 C5 LTC1543 V_{CC} RXD A (104) RXD 16 RXD B 17 22 RXC A (115) RXC RXC B TXC A (114) TXC 12 TXC B 24 SCTE A (113) SCTE 17 11 SCTE B 16 TXD A (103) TXD 14 TXD B 11 M0 12 SGND (102) M1 13 SHIELD (101) DCE/DTE DB-25 FEMALE <u>C9</u> 1μF C10 -1μF CONNECTOR 1,19 V_{CC} 35 2,20 CTS A (106) 13 CTS CTS B 6 DSR A (107) 22 DSR DSR B DCD A (109) DCD 10 DCD B 20 28 DTR A (108) 23 DTR B 4 26 RTS A (105) RTS 19 RTS B 24 RI (125) RI 10 18 LL (141) LL 21 RL (140) RL 18 25 TM (142) 11 MO D4ENB 12 M1 13 M2 R4EN 14 DCE/DTE *OPTIONAL

LINEAR

Figure 23. Controller-Selectable DCE Port with DB-25 Connector

TYPICAL APPLICATIONS C6 C7 C8 100pF 100pF 100pF LTC1344A LATCH C13 C3 CHARGE PUMP _ C12 _ 1μF M M M 王 **-** C5 LTC1543 1μF DTE DCE TXD A RXD A DTE_TXD/DCE_RXD -14 TXD B RXD B SCTE A RXC A DTE_SCTE/DCE_RXC • SCTE B RXC B TXC A TXC A DTE_TXC/DCE_TXC -19 12 TXC B TXC B 18 17 RXC A SCTE A DTE_RXC/DCE_SCTE RXC B SCTE B RXD A TXD A DTE_RXD/DCE_TXD RXD B TXD B 11 12 M1 13 M2 14 SHIELD DCE/DTE DB-25 CONNECTOR V_{CC} V_{EE} 35 GND CTS A RTS A DTE_RTS/DCE_CTS 33 19 RTS B CTS B 20 DTR A DSR A DTE_DTR/DCE_DSR • 23 DTR B DSR B DCD A DCD A DTE_DCD/DCE_DCD 10 DCD B DCD B 28 DSR A DTR A DTE_DSR/DCE_DTR 22 DSR B DTR B 26 CTS A RTS A DTE_CTS/DCE_RTS 13 25 CTS B RTS B 18 LL DTE_LL/DCE_RI RI DTE_RI/DCE_LL RI LL 25 RL TM DTE_TM/DCE_RL 21 TM DTE_RL/DCE_TM 11 15 MO D4ENB 12 M1 13 16 R4EN M2 DCE/DTE *OPTIONAL DCE/DTE M0 M1

LINEAD

Figure 24. Controller-Selectable Multiprotocol DTE/DCE Port with DB-25 Connector