


LTV-3150

0.6A Output Current, High CMR,
Gate Drive Optocoupler



Apr 2011



Description

The LTV-3150 optocoupler is ideally suited for driving power IGBTs and MOSFETs used in motor control inverter applications and inverters in power supply system. It contains an AlGaAs LED optically coupled to an integrated circuit with a power output stage. The 0.6A peak output current is capable of directly driving most IGBTs with ratings up to 1200 V/50 A. For IGBTs with higher ratings, the LTV-3150 series can be used to drive a discrete power stage which drives the IGBT gate.

The Optocoupler operational parameters are guaranteed over the temperature range from -40°C ~ +100°C.


Features

- 0.6A maximum peak output current
- 15 kV/us minimum Common Mode Rejection (CMR) at $V_{CM} = 1500\text{ V}$
- 3.5 mA maximum supply current (I_{CC})
- Under Voltage Lock-Out protection (UVLO) with hysteresis
- Wide operating range: 15 to 30 Volts (V_{CC})
- Guaranteed performance over temperature -40°C ~ +100°C.
- Fast switching speed, 500ns max propagation delay
- Safety approval: Pending

Application

- IGBT/MOSFET gate drive
- Uninterruptible power supply (UPS)
- Industrial Inverter
- Induction heating

Functional Diagram



Truth Table

LED	V_{CC-GND} (Turn-ON, +ve going)	V_{CC-GND} (Turn-OFF, -ve going)	V_o
OFF	0 - 30 V	0 - 30 V	Low
ON	0 - 11.5 V	0 - 10 V	Low
ON	11.5 - 13.5 V	10 - 12 V	Transition
ON	13.5 - 30 V	12 - 30 V	High


A 0.1 μ F bypass Capacitor must be connected between Pin 5 and 8. (Note 8)

Ordering Information



Part	Option	Remarks
LTV-3150		DIP-8
	M	Wide Lead Spacing, DIP-8
	S	Surface Mount, SMD-8
	S-TA	Surface Mount, SMD-8, Pin 1 location at lower right of the reel
	S-TA1	Surface Mount, SMD-8, Pin 1 location at upper left of the reel

Package Dimensions

8-pin DIP Package (LTV-3150)




- *1. Year date code.
 - *2. 2-digit work week.
 - *3. Factory identification mark
(Y : Thailand).
- Dimensions are in Millimeters and (Inches).





Package Dimensions

8-pin DIP Wide Lead Spacing Package (LTV-3150M)




- *1. Year date code.
 - *2. 2-digit work week.
 - *3. Factory identification mark
(Y : Thailand).
- Dimensions are in Millimeters and (Inches).





Package Dimensions

8-pin DIP Surface Mount Package (LTV-3150S)




- *1. Year date code.
 - *2. 2-digit work week.
 - *3. Factory identification mark (Y : Thailand).
- Dimensions are in Millimeters and (Inches).




Taping Dimensions

LTV-3150S-TA




LTV-3150S-TA1



Description	Symbol	Dimensions in millimeters (inches)
Tape wide	W	16 ± 0.3 (.63)
Pitch of sprocket holes	P0	4 ± 0.1 (.15)
Distance of compartment	F	7.5 ± 0.1 (.295)
Distance of compartment to compartment	P1	2 ± 0.1 (.079)
Distance of compartment to compartment	P2	12 ± 0.1 (.472)

Recommended Lead Free Reflow Profile



Absolute Maximum Ratings

Ambient temperature = 25°C, unless otherwise specified. Stresses exceeding the absolute maximum ratings can cause permanent damage to the device. Exposure to absolute maximum ratings for long periods of time can adversely affect reliability.

Parameter	Symbol	Min	Max	Units
Storage Temperature	T _{ST}	-55	125	°C
Operating Temperature	T _A	-40	100	°C
Isolation Voltage	V _{ISO}	5000		V _{RMS}
Supply Voltage	V _{CC}	0	35	V
Lead Solder Temperature ⁽⁹⁾	T _{SOL}		260	°C
Input				
Average Forward Input Current	I _{F(AVG)}		25	mA
Reverse Input Voltage	V _R		5	V
Peak Transient Input Current (<1 μs pulse width, 300 pps)	I _{F(TRAN)}		1	A
Input Current (Rise/Fall Time)	t _{r(IN)} / t _{f(IN)}		500	ns
Input Power Dissipation ⁽¹⁰⁾	P _I		45	mW
Output				
“High” Peak Output Current ⁽¹⁾	I _{OH(PEAK)}	0.6		A
“Low” Peak Output Current ⁽¹⁾	I _{OL(PEAK)}	-0.6		A
Output Voltage	V _O		V _{CC}	V
Output Power Dissipation ⁽¹¹⁾	P _O		250	mW
Total Power Dissipation	P _T		295	mW

8) At least a 0.1uF or bigger bypass capacitor must be connected across pin 8 and pin 5. Failure to provide the bypass may impair the switching property.

9) 260°C for 10 seconds. Refer to Lead Free Reflow Profile

10) Derating Linearly above 70°C free-air temperature at a rate of 0.47 mW/°C

11) Derating Linearly above 70°C free-air temperature at a rate of 4.8mW/°C

Recommended Operating Conditions

Parameter	Symbol	Min	Max	Units
Operating Temperature	T_A	-40	100	°C
Supply Voltage	V_{CC}	15	30	V
Input Current (ON)	$I_{FL(ON)}$	7	16	mA
Input Voltage (OFF)	$V_{F(OFF)}$	-3.0	0.8	V

Electrical Specifications

Parameters	Test Condition	Symbol	Min	Typ	Max	Units	Figure
Input							
Input Forward Voltage	$I_F = 10\text{mA}$	V_F	1.2	1.37	1.8	V	15
Input Forward Voltage Temperature Coefficient	$I_F = 10\text{mA}$	$\Delta V_F / \Delta T$		-1.237		$\text{mV}/^\circ\text{C}$	
Input Reverse Voltage	$I_R = 10\mu\text{A}$	BV_R	5			V	
Input Threshold Current (Low to High)	$V_O > 5\text{V}, I_O = 0\text{A}$	I_{FLH}			5	mA	9,16,21
Input Threshold Voltage (High to Low)	$V_O < 5\text{V}, I_O = 0\text{A}$	V_{FHL}	0.8			V	
Input Capacitance	$f = 1\text{MHz}, V_F = 0\text{V}$	C_{IN}		33		pF	
Output							
High Level Supply Current	Output Open,	I_{CCH}		1	3.5	mA	7,8
	$I_F = 10\text{ to }16\text{mA}$						
Low Level Supply Current	Output Open,	I_{CCL}		1	3.5	mA	7,8
	$V_F = -3\text{ to }+0.8\text{V}$						
High level output current ⁽¹⁾	$V_O = (V_{CC} - 6\text{V})$	I_{OH}	-0.6			A	2,3,19
Low level output current ⁽¹⁾	$V_O = (V_{EE} + 6\text{V})$	I_{OL}	0.6			A	5,6,20
High level output voltage	$I_F = 10\text{mA}, I_O = -100\text{mA}$	V_{OH}	$V_{CC} - 1$			V	1,3,17
Low level output voltage	$I_F = 0\text{mA}, I_O = 100\text{mA}$	V_{OL}			$V_{EE} + 1$	V	4,6,18
UVLO Threshold	$V_O > 5\text{V}, I_F = 10\text{mA}$	V_{UVLO+}	11	12.3	13.5	V	22
	$V_O < 5\text{V}, I_F = 10\text{mA}$	V_{UVLO-}	9.5	10.7	12	V	
UVLO Hysteresis		$UVLO_{HYS}$		1.6		V	

Specified over recommended operating conditions.

All Typical values at $T_A = 25^\circ\text{C}$ and $V_{CC} = 30\text{V}$, unless otherwise specified.

Switching Specifications

Parameter	Test Condition	Symbol	Min	Typ	Max	Units	Figure
Propagation Delay Time to High Output Level	I _F = 7 to 16 mA, R _g = 10 Ω, C _g = 10 nF, f = 10 kHz, Duty Cycle = 50%	T _{PLH}	0.1	0.3	0.5	μs	10,11, 12,13, 14,23
Propagation Delay Time to Low Output Level		T _{PHL}	0.1	0.3	0.5	μs	
Pulse Width Distortion ⁽⁷⁾		PWD			0.3	μs	
Propagation delay difference between any two parts or channels ⁽⁴⁾		PDD	-0.30		0.35	μs	
Output Rise Time (10 to 90%)		Tr			75	ns	23
Output Fall Time (90 to 10%)	Tf			50	ns		
UVLO turn on delay	I _F = 10 mA, V _O > 5 V	T _{UVLO ON}		2		μs	
UVLO turn off delay	I _F = 10 mA, V _O < 5 V	T _{UVLO OFF}		0.3		μs	
Common mode transient immunity at high level output ⁽⁵⁾	I _F = 7 to 16 mA, V _{CM} = 1500 V, T _A = 25°C, V _{CC} = 30 V	CMH	15	25		kV/μs	24
Common mode transient immunity at low level output ⁽⁶⁾	V _F = 0 V, V _{CM} = 1500 V, T _A = 25°C, V _{CC} = 30 V	CML	15	25		kV/μs	

Specified over recommended operating conditions.

All Typical values at T_A = 25°C and V_{CC} = 30 V, unless otherwise specified.

Isolation Characteristics

Parameter	Test Condition	Symbol	Min	Typ	Max	Units
Withstand Insulation Test Voltage ^{(2) (3)}	RH ≤ 40-60%, t = 1min, T _A = 25°C	V _{ISO}	5000			V
Input-Output Resistance ⁽²⁾	V _{I-O} = 500V DC	R _{I-O}		10 ¹²		Ω
Input-Output Capacitance ⁽²⁾	f = 1MHz, T _A = 25°C	C _{I-O}		0.92		pF

Notes:

- 1) Maximum pulse width = 10us, maximum duty cycle = 0.2%.
- 2) Device is considered a two terminal device: pins 1, 2, 3 and 4 are shorted together and pins 5, 6, 7 and 8 are shorted together.
- 3) According to UL1577, each optocoupler is tested by applying an insulation test voltage ≥ 6000 Vrms for 1 second (leakage detection current limit, I_{I-O} ≤ 6 uA).
- 4) The difference between T_{PHL} and T_{PLH} between any two LTV-3150 parts under same test conditions.
- 5) Common mode transient immunity in high stage is the maximum tolerable negative dVcm/dt on the trailing edge of the common mode impulse signal, Vcm, to assure that the output will remain high.
- 6) Common mode transient immunity in low stage is the maximum tolerable positive dVcm/dt on the leading edge of the common mode impulse signal, Vcm, to assure that the output will remain low.
- 7) Pulse Width Distortion is defined as |T_{PHL} - T_{PLH}| for any given device.

Typical Performance Curves




Figure 1: Output High Voltage drop vs Temperature




Figure 2: Output High Current vs Temperature




Figure 3: Output High Voltage drop vs High Current




Figure 4: Output Low Voltage vs Temperature




Figure 5: Output Low Current vs Temperature




Figure 6: Output Low Voltage vs Low Current

Property of Lite-on Only

Typical Performance Curves (Continued)




Figure 7: Supply Current vs Temperature




Figure 8: Supply Current vs Supply Voltage




Figure 9: Low to High Threshold Current vs Temperature




Figure 10: Propagation vs Vcc




Figure 11: Propagation vs Input Current




Figure 12: Propagation vs Temperature

Typical Performance Curves (Continued)




Figure 13: Propagation vs Series Load Resistance




Figure 14: Propagation vs Load Capacitance (nF)




Figure 16: Transfer Characteristics




Figure 15: Input Current vs Forward Voltage

Test Circuit




Figure 17 : VoH Test Circuit




Figure 18 : VoL Test Circuit




Figure 19 : IoH Test Circuit




Figure 20 : IoL Test Circuit




Figure 21 : IFLH Test Circuit




Figure 22 : UVLO Test Circuit

Test Circuit (Continued)




Figure 23 : t_r , t_f , t_{PLH} and t_{PHL} Test Circuit and Waveforms




Figure 24 : CMR Test Circuit and Waveforms