


# 5.0 V, 16 Kbit (2 Kb x 8) TIMEKEEPER<sup>®</sup> SRAM

### Features

- Integrated, ultra low power SRAM, real-time clock, and power-fail control circuit
- BYTEWIDE<sup>™</sup> RAM-like clock access
- BCD coded year, month, day, date, hours, minutes, and seconds
- Typical clock accuracy of ±1 minute a month, at 25 °C
- Software controlled clock calibration for high accuracy applications
- Automatic power-fail chip deselect and WRITE protection
- WRITE protect voltages
  - (V<sub>PFD</sub> = power-fail deselect voltage):
  - M48T02:  $V_{CC}$  = 4.75 to 5.5 V; 4.5 V  $\leq$  V\_{PFD}  $\leq$  4.75 V
  - M48T12:  $V_{CC}$  = 4.5 to 5.5 V; 4.2 V  $\leq V_{PFD} \leq$  4.5 V
- Self-contained battery and crystal in the CAPHAT<sup>™</sup> DIP package
- Pin and function compatible with JEDEC standard 2 K x 8 SRAMs
- RoHS compliant
  - Lead-free second level interconnect



# Contents

1	Desc	cription								
2	Оре	Operation modes								
	2.1	READ mode								
	2.2	WRITE mode								
	2.3	Data retention mode								
3	Cloc	k operations								
	3.1	Reading the clock								
	3.2	Setting the clock								
	3.3	Stopping and starting the oscillator								
	3.4	Calibrating the clock								
	3.5	V <sub>CC</sub> noise and negative going transients 16								
4	Max	imum ratings								
5	DC a	and AC parameters								
6	Pack	age mechanical data 21								
7	Part	numbering								
8	Envi	ronmental information 23								
9	Revi	sion history								



## List of tables

Table 1.	Signal names	5
Table 2.	Operating modes	7
Table 3.	READ mode AC characteristics	З
Table 4.	WRITE mode AC characteristics	С
Table 5.	Register map13	3
Table 6.	Absolute maximum ratings	7
Table 7.	Operating and AC measurement conditions	3
Table 8.	Capacitance	3
Table 9.	DC characteristics	9
Table 10.	Power down/up AC characteristics	С
Table 11.	Power down/up trip points DC characteristics	С
Table 12.	PCDIP24 – 24-pin plastic DIP, battery CAPHAT™, package mech. data2	1
Table 13.	Ordering information scheme	2
Table 14.	Document revision history	4



# List of figures

Figure 1.	Logic diagram	5
Figure 2.	DIP connections	6
Figure 3.	Block diagram	6
Figure 4.	READ mode AC waveforms	8
Figure 5.	WRITE enable controlled, WRITE AC waveform	9
Figure 6.	Chip enable controlled, WRITE AC waveforms	9
Figure 7.	Checking the BOK flag status1	1
Figure 8.	Crystal accuracy across temperature 1	5
Figure 9.	Clock calibration	5
Figure 10.	Supply voltage protection	6
Figure 11.	AC testing load circuit	8
Figure 12.	Power down/up mode AC waveforms1	9
Figure 13.	PCDIP24 – 24-pin plastic DIP, battery CAPHAT™, package outline	21
Figure 14.	Recycling symbols	23



### 1 Description

The M48T02/12 TIMEKEEPER<sup>®</sup> RAM is a 2 Kb x 8 non-volatile static RAM and real-time clock which is pin and functional compatible with the DS1642.

A special 24-pin, 600 mil DIP CAPHAT<sup>™</sup> package houses the M48T02/12 silicon with a quartz crystal and a long life lithium button cell to form a highly integrated battery-backed memory and real-time clock solution.

The M48T02/12 button cell has sufficient capacity and storage life to maintain data and clock functionality for an accumulated time period of at least 10 years in the absence of power over the operating temperature range.

The M48T02/12 is a non-volatile pin and function equivalent to any JEDEC standard 2 Kb x 8 SRAM. It also easily fits into many ROM, EPROM, and EEPROM sockets, providing the non-volatility of PROMs without any requirement for special WRITE timing or limitations on the number of WRITEs that can be performed.




Figure 1. Logic diagram


#### Table 1.Signal names

A0-A10	Address inputs
DQ0-DQ7	Data inputs / outputs
Ē	Chip enable
G	Output enable
W	WRITE enable
V <sub>CC</sub>	Supply voltage
V <sub>SS</sub>	Ground



A7 [1 24]	]∨ <sub>CC</sub>
	] A8
A5 [] 3 22 ]	] A9
A4 [] 4 21	] ₩
A3 🛛 5 20	]Ğ
	] A10
A1 7 M48T12 18	]Ē
A0 🛛 8 17	] DQ7
DQ0 [ 9 16 ]	] DQ6
DQ1 [ 10 15	] DQ5
DQ2 [ 11 14	] DQ4
V <sub>SS</sub> [ 12 13	] DQ3 Al01028
	A101026







### 2 Operation modes

As *Figure 3 on page 6* shows, the static memory array and the quartz controlled clock oscillator of the M48T02/12 are integrated on one silicon chip. The two circuits are interconnected at the upper eight memory locations to provide user accessible BYTEWIDE<sup>™</sup> clock information in the bytes with addresses 7F8h-7FFh. The clock locations contain the year, month, date, day, hour, minute, and second in 24-hour BCD format. Corrections for 28, 29 (leap year - valid until 2100), 30, and 31 day months are made automatically.

Byte 7F8h is the clock control register. This byte controls user access to the clock information and also stores the clock calibration setting.

The eight clock bytes are not the actual clock counters themselves; they are memory locations consisting of BiPORT<sup>™</sup> READ/WRITE memory cells. The M48T02/12 includes a clock control circuit which updates the clock bytes with current information once per second. The information can be accessed by the user in the same manner as any other location in the static memory array.

The M48T02/12 also has its own power-fail detect circuit. The control circuitry constantly monitors the single 5 V supply for an out of tolerance condition. When  $V_{CC}$  is out of tolerance, the circuit write protects the SRAM, providing a high degree of data security in the midst of unpredictable system operation brought on by low  $V_{CC}$ . As  $V_{CC}$  falls below approximately 3 V, the control circuitry connects the battery which maintains data and clock operation until valid power returns.

Mode	V <sub>CC</sub>	E	G	W	DQ0-DQ7	Power
Deselect		V <sub>IH</sub>	Х	Х	High Z	Standby
WRITE	4.75 to 5.5 V	V <sub>IL</sub>	Х	V <sub>IL</sub>	D <sub>IN</sub>	Active
READ	or 4.5 to 5.5 V	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>	Active
READ		V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	High Z	Active
Deselect	V <sub>SO</sub> to V <sub>PFD</sub> (min) <sup>(1)</sup>	х	х	х	High Z	CMOS standby
Deselect	$\leq V_{SO}^{(1)}$	Х	Х	Х	High Z	Battery backup mode

Table 2. Operating modes

1. See Table 11 on page 20 for details.

 $X = V_{IH}$  or  $V_{IL}$ ;  $V_{SO} = Battery$  backup switchover voltage.

#### 2.1 READ mode

The M48T02/12 is in the READ mode whenever  $\overline{W}$  (WRITE enable) is high and  $\overline{E}$  (chip enable) is low. The device architecture allows ripple-through access of data from eight of 16,384 locations in the static storage array. Thus, the unique address specified by the 11 Address Inputs defines which one of the 2,048 bytes of data is to be accessed. Valid data will be available at the data I/O pins within address access time ( $t_{AVQV}$ ) after the last address input signal is stable, providing that the  $\overline{E}$  and  $\overline{G}$  access times are also satisfied. If the  $\overline{E}$  and  $\overline{G}$  access times are not met, valid data will be available after the latter of the chip enable access time ( $t_{ELQV}$ ) or output enable access time ( $t_{GLQV}$ ).



Note:

Doc ID 2410 Rev 9

The state of the eight three-state data I/O signals is controlled by  $\overline{E}$  and  $\overline{G}$ . If the outputs are activated before  $t_{AVQV}$ , the data lines will be driven to an indeterminate state until  $t_{AVQV}$ . If the address inputs are changed while  $\overline{E}$  and  $\overline{G}$  remain active, output data will remain valid for output data hold time ( $t_{AXQX}$ ) but will go indeterminate until the next address access.




Figure 4. READ mode AC waveforms

Note: WRITE enable  $(\overline{W}) = High$ .

Table 3.	<b>READ</b> mode	AC characteristics

			M48T02/M48T12							
Symbol	Parameter <sup>(1)</sup>	-	-70		-150		-200			
		Min	Мах	Min	Мах	Min	Мах			
t <sub>AVAV</sub>	READ cycle time	70		150		200		ns		
t <sub>AVQV</sub>	Address valid to output valid		70		150		200	ns		
t <sub>ELQV</sub>	Chip enable low to output valid		70		150		200	ns		
t <sub>GLQV</sub>	Output enable low to output valid		35		75		80	ns		
t <sub>ELQX</sub>	Chip enable low to output transition	5		10		10		ns		
t <sub>GLQX</sub>	Output enable low to output transition	5		5		5		ns		
t <sub>EHQZ</sub>	Chip enable high to output Hi-Z		25		35		40	ns		
t <sub>GHQZ</sub>	Output enable high to output Hi-Z		25		35		40	ns		
t <sub>AXQX</sub>	Address transition to output transition	10		5		5		ns		

1. Valid for ambient operating temperature:  $T_A = 0$  to 70 °C;  $V_{CC} = 4.75$  to 5.5 V or 4.5 to 5.5 V (except where noted).



#### 2.2 WRITE mode

The M48T02/12 is in the WRITE mode whenever  $\overline{W}$  and  $\overline{E}$  are active. The start of a WRITE is referenced from the latter occurring falling edge of  $\overline{W}$  or  $\overline{E}$ . A WRITE is terminated by the earlier rising edge of  $\overline{W}$  or  $\overline{E}$ . The addresses must be held valid throughout the cycle.  $\overline{E}$  or  $\overline{W}$  must return high for a minimum of t<sub>EHAX</sub> from chip enable or t<sub>WHAX</sub> from WRITE enable prior to the initiation of another READ or WRITE cycle. Data-in must be valid t<sub>DVWH</sub> prior to the end of WRITE and remain valid for t<sub>WHDX</sub> afterward.  $\overline{G}$  should be kept high during WRITE cycles to avoid bus contention; although, if the output bus has been activated by a low on  $\overline{E}$  and  $\overline{G}$ , a low on  $\overline{W}$  will disable the outputs t<sub>WLQZ</sub> after  $\overline{W}$  falls.




Figure 5. WRITE enable controlled, WRITE AC waveform








Table 4.	WHITE HOUE AC CHARACTERISTICS							
Symbol	Parameter <sup>(1)</sup>	-70		-150		-200		Unit
		Min	Max	Min	Max	Min	Max	
t <sub>AVAV</sub>	WRITE cycle time	70		150		200		ns
t <sub>AVWL</sub>	Address valid to WRITE enable low	0		0		0		ns
t <sub>AVEL</sub>	Address valid to chip enable low	0		0		0		ns
t <sub>WLWH</sub>	WRITE enable pulse width	50		90		120		ns
t <sub>ELEH</sub>	Chip enable low to chip enable high	55		90		120		ns
t <sub>WHAX</sub>	WRITE enable high to address transition	0		10		10		ns
t <sub>EHAX</sub>	Chip enable high to address transition	0		10		10		ns
t <sub>DVWH</sub>	Input valid to WRITE enable high	30		40		60		ns
t <sub>DVEH</sub>	Input valid to chip enable high	30		40		60		ns
t <sub>WHDX</sub>	WRITE enable high to input transition	5		5		5		ns
t <sub>EHDX</sub>	Chip enable high to input transition	5		5		5		ns
t <sub>WLQZ</sub>	WRITE enable low to output Hi-Z		25		50		60	ns
t <sub>AVWH</sub>	Address valid to WRITE enable high	60		120		140		ns
t <sub>AVEH</sub>	Address valid to chip enable high	60		120		140		ns
t <sub>WHQX</sub>	WRITE enable high to output transition	5		10		10		ns

Table 4.WRITE mode AC characteristics

1. Valid for ambient operating temperature:  $T_A = 0$  to 70 °C;  $V_{CC} = 4.75$  to 5.5 V or 4.5 to 5.5 V (except where noted).

### 2.3 Data retention mode

With valid V<sub>CC</sub> applied, the M48T02/12 operates as a conventional BYTEWIDE<sup>TM</sup> static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself when V<sub>CC</sub> falls within the V<sub>PFD</sub> (max), V<sub>PFD</sub> (min) window. All outputs become high impedance, and all inputs are treated as "don't care."

Note: A power failure during a WRITE cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the RAM's content. At voltages below  $V_{PFD}$  (min), the user can be assured the memory will be in a write protected state, provided the  $V_{CC}$  fall time is not less than  $t_F$  The M48T02/12 may respond to transient noise spikes on  $V_{CC}$  that reach into the deselect window during the time the device is sampling  $V_{CC}$ . Therefore, decoupling of the power supply lines is recommended.

The power switching circuit connects external V<sub>CC</sub> to the RAM and disconnects the battery when V<sub>CC</sub> rises above V<sub>SO</sub>. As V<sub>CC</sub> rises, the battery voltage is checked. If the voltage is too low, an internal battery not oK (BOK) flag will be set. The BOK flag can be checked after power up. If the BOK flag is set, the first WRITE attempted will be blocked. The flag is automatically cleared after the first WRITE, and normal RAM operation resumes. *Figure 7 on page 11* illustrates how a BOK check routine could be structured.

For more information on a battery storage life refer to the application note AN1012.






Figure 7. Checking the BOK flag status



### 3 Clock operations

#### 3.1 Reading the clock

Updates to the TIMEKEEPER<sup>®</sup> registers should be halted before clock data is read to prevent reading data in transition. The BiPORT<sup>™</sup> TIMEKEEPER cells in the RAM array are only data registers and not the actual clock counters, so updating the registers can be halted without disturbing the clock itself.

Updating is halted when a '1' is written to the READ bit, the seventh bit in the control register. As long as a '1' remains in that position, updating is halted. After a halt is issued, the registers reflect the count; that is, the day, date, and the time that were current at the moment the halt command was issued.

All of the TIMEKEEPER registers are updated simultaneously. A halt will not interrupt an update in progress. Updating is within a second after the bit is reset to a '0.'

### 3.2 Setting the clock

The eighth bit of the control register is the WRITE bit. Setting the WRITE bit to a '1,' like the READ bit, halts updates to the TIMEKEEPER registers. The user can then load them with the correct day, date, and time data in 24-hour BCD format (on *Table 5 on page 13*). Resetting the WRITE bit to a '0' then transfers the values of all time registers (7F9-7FF) to the actual TIMEKEEPER counters and allows normal operation to resume. The FT bit and the bits marked as '0' in *Table 5 on page 13* must be written to '0' to allow for normal TIMEKEEPER and RAM operation.

See the application note AN923, "TIMEKEEPER<sup>®</sup> rolling into the 21<sup>st</sup> century" for information on century rollover.



Address				Da	ita				Functio	n/range			
Addless	D7	D6	D5	D4	D3	D2	D1	D0	BCD f	ormat			
7FF		10 years			Year			Year	00-99				
7FE	0	0	0	10 M	Month				Month	01-12			
7FD	0	0	10 (	date	Date			Date			Date	01-31	
7FC	0	FT	0	0	0		Day		Day	01-07			
7FB	0	0	10 h	ours	Hours				Hours	00-23			
7FA	0	1(	0 minute	es	s Minutes				Minutes	00-59			
7F9	ST	1(	) secon	ds	Seconds			Seconds				Seconds	00-59
7F8	W	R	S		Calibration			Control					

Table 5.Register map

Keys:

S = SIGN bit

FT = FREQUENCY TEST bit (set to '0' for normal clock operation)

R = READ bit

W = WRITE bit

ST = STOP bit

0 = Must be set to '0'

#### 3.3 Stopping and starting the oscillator

The oscillator may be stopped at any time. If the device is going to spend a significant amount of time on the shelf, the oscillator can be turned off to minimize current drain on the battery. The STOP bit is the MSB of the seconds register. Setting it to a '1' stops the oscillator. The M48T02/12 is shipped from STMicroelectronics with the STOP bit set to a '1.' When reset to a '0,' the M48T02/12 oscillator starts within one second.

#### 3.4 Calibrating the clock

The M48T02/12 is driven by a quartz-controlled oscillator with a nominal frequency of 32,768 Hz. A typical M48T02/12 is accurate within 1 minute per month at 25°C without calibration. The devices are tested not to exceed  $\pm$  35 ppm (parts per million) oscillator frequency error at 25°C, which equates to about  $\pm$ 1.53 minutes per month.

The oscillation rate of any crystal changes with temperature. *Figure 8 on page 15* shows the frequency error that can be expected at various temperatures. Most clock chips compensate for crystal frequency and temperature shift error with cumbersome "trim" capacitors. The M48T02/12 design, however, employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by 256 stage, as shown in *Figure 9 on page 15*. The number of times pulses are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five-bit calibration byte found in the control register. Adding counts speeds the clock up, subtracting counts slows the clock down.

The calibration byte occupies the five lower order bits in the control register. This byte can be set to represent any value between 0 and 31 in binary form. The sixth bit is the sign bit;



'1' indicates positive calibration, '0' indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first 2 minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on.

Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles; that is +4.068 or -2.034 ppm of adjustment per calibration step in the calibration register. Assuming that the oscillator is in fact running at exactly 32,768 Hz, each of the 31 increments in the calibration byte would represent +10.7 or -5.35 seconds per month which corresponds to a total range of +5.5 or -2.75 minutes per month.

Two methods are available for ascertaining how much calibration a given M48T02/12 may require. The first involves simply setting the clock, letting it run for a month and comparing it to a known accurate reference (like WWV broadcasts). While that may seem crude, it allows the designer to give the end user the ability to calibrate his clock as his environment may require, even after the final product is packaged in a non-user serviceable enclosure. All the designer has to do is provide a simple utility that accesses the calibration byte.


The second approach is better suited to a manufacturing environment, and involves the use of some test equipment. When the Frequency Test (FT) bit, the seventh-most significant bit in the day register, is set to a '1,' and the oscillator is running at 32,768 Hz, the LSB (DQ0) of the seconds register will toggle at 512 Hz. Any deviation from 512 Hz indicates the degree and direction of oscillator frequency shift at the test temperature. For example, a reading of 512.01024 Hz would indicate a +20 ppm oscillator frequency error, requiring -10 (WR001010) to be loaded into the calibration byte for correction.

Note: Setting or changing the calibration byte does not affect the frequency test output frequency. The device must be selected and addresses must be stable at address 7F9 when reading the 512 Hz on DQ0.

The FT bit must be set using the same method used to set the clock: using the WRITE bit. The LSB of the seconds register is monitored by holding the M48T02/12 in an extended READ of the seconds register, but without having the READ bit set. The FT bit MUST be reset to '0' for normal clock operations to resume.

Note: It is not necessary to set the WRITE bit when setting or resetting the frequency test bit (FT) or the stop bit (ST).

For more information on calibration, see the application note AN924, "TIMEKEEPER<sup>®</sup> calibration."









Figure 8. Crystal accuracy across temperature

#### Figure 9. Clock calibration







### 3.5 V<sub>CC</sub> noise and negative going transients

 $I_{CC}$  transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the V<sub>CC</sub> bus. These transients can be reduced if capacitors are used to store energy which stabilizes the V<sub>CC</sub> bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of 0.1 µF (as shown in *Figure 10 on page 16*) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on V<sub>CC</sub> that drive it to values below V<sub>SS</sub> by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, it is recommended to connect a Schottky diode from V<sub>CC</sub> to V<sub>SS</sub> (cathode connected to V<sub>CC</sub>, anode to V<sub>SS</sub>). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.







## 4 Maximum ratings

Stressing the device above the rating listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Ambient operating temperature	0 to 70	°C
T <sub>STG</sub>	Storage temperature (V <sub>CC</sub> off, oscillator off)	-40 to 85	°C
T <sub>SLD</sub> <sup>(1)(2)</sup>	Lead solder temperature for 10 seconds	260	°C
V <sub>IO</sub>	Input or output voltages	-0.3 to 7	V
V <sub>CC</sub>	Supply voltage	-0.3 to 7	V
Ι <sub>Ο</sub>	Output current	20	mA
PD	Power dissipation	1	W

Table 6. Absolute maximum ratings	Table 6.	Absolute maximum ratings
-----------------------------------	----------	--------------------------

 Soldering temperature of the IC leads is to not exceed 260 °C for 10 seconds. Furthermore, the devices shall not be exposed to IR reflow nor preheat cycles (as performed as part of wave soldering). ST recommends the devices be hand-soldered or placed in sockets to avoid heat damage to the batteries.

2. For DIP packaged devices, ultrasonic vibrations should not be used for post-solder cleaning to avoid damaging the crystal.

*Caution:* Negative undershoots below –0.3 V are not allowed on any pin while in the battery backup mode.



## 5 DC and AC parameters

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC characteristic tables are derived from tests performed under the measurement conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.


Parameter	M48T02	M48T12	Unit			
Supply voltage (V <sub>CC</sub> )	4.75 to 5.5	4.5 to 5.5	V			
Ambient operating temperature (T <sub>A</sub> )	0 to 70	0 to 70	°C			
Load capacitance (CL)	100	100	pF			
Input rise and fall times	≤ 5	≤ 5	ns			
Input pulse voltages	0 to 3	0 to 3	V			
Input and output timing ref. voltages	1.5	1.5	V			

Table 7.	<b>Operating and AC measurement conditions</b>
Table 7.	Operating and AC measurement conditions

Note:

Output Hi-Z is defined as the point where data is no longer driven.

#### Figure 11. AC testing load circuit



#### Table 8. Capacitance

Symbol	Parameter <sup>(1)(2)</sup>	Min	Max	Unit
C <sub>IN</sub>	Input capacitance	-	10	pF
C <sub>IO</sub> <sup>(3)</sup>	Input / output capacitance	-	10	pF

1. Effective capacitance measured with power supply at 5 V. Sampled only, not 100% tested.

- 2. At 25 °C, f = 1 MHz.
- 3. Outputs deselected.



Symbol	Parameter	Test condition <sup>(1)</sup>	Min	Max	Unit
ILI	Input leakage current	$0V \le V_{IN} \le V_{CC}$		±1	μA
I <sub>LO</sub> <sup>(2)</sup>	Output leakage current	$0V \le V_{OUT} \le V_{CC}$		±1	μA
I <sub>CC</sub>	Supply current	Outputs open		80	mA
I <sub>CC1</sub> <sup>(3)</sup>	Supply current (standby) TTL	$\overline{E} = V_{IH}$		3	mA
$I_{CC2}^{(3)}$	Supply current (standby) CMOS	$\overline{E} = V_{CC} - 0.2 V$		3	mA
V <sub>IL</sub>	Input low voltage		-0.3	0.8	V
V <sub>IH</sub>	Input high voltage		2.2	V <sub>CC</sub> + 0.3	V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 2.1 mA		0.4	V
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> = -1 mA	2.4		V


#### Table 9.DC characteristics

1. Valid for ambient operating temperature:  $T_A = 0$  to 70 °C;  $V_{CC} = 4.75$  to 5.5 V or 4.5 to 5.5 V (except where noted).

2. Outputs deselected.

3. Measured with control bits set as follows: R = '1'; W, ST, FT = '0.'





Note: Inputs may or may not be recognized at this time. Caution should be taken to keep  $\overline{E}$  high as  $V_{CC}$  rises past  $V_{PFD}$  (min). Some systems may perform inadvertent WRITE cycles after  $V_{CC}$  rises above  $V_{PFD}$  (min) but before normal system operations begin. Even though a power on reset is being applied to the processor, a reset condition may not occur until after the system clock is running.



Symbol	Parameter <sup>(1)</sup>	Min	Max	Unit
t <sub>PD</sub>	$\overline{E}$ or $\overline{W}$ at $V_{IH}$ before power down	0	-	μs
t <sub>F</sub> <sup>(2)</sup>	$V_{PFD}$ (max) to $V_{PFD}$ (min) $V_{CC}$ fall time	300	-	μs
t <sub>FB</sub> <sup>(3)</sup>	$V_{PFD}$ (min) to $V_{SS}V_{CC}$ fall time	10	-	μs
t <sub>R</sub>	$V_{PFD}$ (min) to $V_{PFD}$ (max) $V_{CC}$ rise time	0	-	μs
t <sub>RB</sub>	t <sub>RB</sub> V <sub>SS</sub> to V <sub>PFD</sub> (min) V <sub>CC</sub> rise time		-	μs
t <sub>rec</sub>	$\overline{E}$ or $\overline{W}$ at $V_{IH}$ before power-up	2	-	ms

Table 10. Power down/up AC characteristics

1. Valid for ambient operating temperature:  $T_A = 0$  to 70 °C;  $V_{CC} = 4.75$  to 5.5 V or 4.5 to 5.5 V (except where noted).

2.  $V_{PFD}$  (max) to  $V_{PFD}$  (min) fall time of less than  $t_F$  may result in deselection/write protection not occurring until 200 µs after  $V_{CC}$  passes  $V_{PFD}$  (min).

3.  $V_{\text{PFD}}$  (min) to  $V_{\text{SS}}$  fall time of less than  $t_{\text{FB}}$  may cause corruption of RAM data.

Symbol	Parameter <sup>(1)(2)</sup>		Min	Тур	Max	Unit
V	Power fail decelect veltage	M48T02	4.5	4.6	4.75	V
V <sub>PFD</sub>	D Power-fail deselect voltage	M48T12	4.2	4.3	4.5	V
V <sub>SO</sub>	Battery backup switchover voltage			3.0		V
t <sub>DR</sub> <sup>(3)</sup>	Expected data retention time		10			YEARS

Table 11. Power down/up trip points DC characteristics

1. All voltages referenced to  $V_{SS}$ .

2. Valid for ambient operating temperature:  $T_A = 0$  to 70 °C;  $V_{CC} = 4.75$  to 5.5 V or 4.5 to 5.5 V (except where noted).

3. At 25 °C;  $V_{CC} = 0 V$ .






## 6 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.






Note: Drawing is not to scale.

Table 12.	PCDIP24 – 24-pin plastic DIP, battery CAPHAT™, package mech. data
-----------	---

				$\mathbf{F} \mathbf{O} \mathbf{D} \mathbf{F} \mathbf{Z} \mathbf{T} = \mathbf{Z} \mathbf{T} \mathbf{T} \mathbf{D} \mathbf{D} \mathbf{T} \mathbf{T} \mathbf{T} \mathbf{T} \mathbf{T} \mathbf{T} \mathbf{T} T$			VAFIIAI	, package me	chi. uata
Symb		mm			inches				
Symb	Тур	Min	Max	Тур	Min	Max			
А		8.89	9.65		0.350	0.380			
A1		0.38	0.76		0.015	0.030			
A2		8.38	8.89		0.330	0.350			
В		0.38	0.53		0.015	0.021			
B1		1.14	1.78		0.045	0.070			
С		0.20	0.31		0.008	0.012			
D		34.29	34.80		1.350	1.370			
E		17.83	18.34		0.702	0.722			
e1		2.29	2.79		0.090	0.110			
e3	27.94			1.1					
eA		15.24	16.00		0.600	0.630			
L		3.05	3.81		0.120	0.150			
Ν		24			24				

## 7 Part numbering



blank = ECOPACK<sup>®</sup> package, tubes


1. Not recommended for new design. Contact ST sales office for availability.

For other options, or for more information on any aspect of this device, please contact the ST sales office nearest you.



## 8 Environmental information

#### Figure 14. Recycling symbols



This product contains a non-rechargeable lithium (lithium carbon monofluoride chemistry) button cell battery fully encapsulated in the final product.

Recycle or dispose of batteries in accordance with the battery manufacturer's instructions and local/national disposal and recycling regulations.



# 9 Revision history

Table 14.	Document revision history
-----------	---------------------------

Date	Revision	Changes
Jul-2000	1.0	First issue
13-Jul-2000	1.1	t <sub>rec</sub> change ( <i>Table 10</i> )
07-May-2001	2.0	Reformatted; temp. / voltage info. added to tables (Table 8, 9, 3, 4, 10, 11)
14-May-2001	2.1	Note added to clock calibration section; table footnote correction (Table 2)
16-Jul-2001	2.2	Basic formatting / content changes (cover page, Table 8, 9)
20-May-2002	2.3	Add countries to disclaimer
26-Jun-2002	2.4	Add footnote to table (Table 11)
28-Mar-2003	3.0	v2.2 template applied; test conditions updated (Table 10)
31-Mar-2004	4.0	Reformatted; lead-free (Pb-free) package information update ( <i>Table 6</i> , <i>13</i> )
12-Dec-2005	5.0	Updated template, lead-free text, removed footnote (Table 9, 13)
21-Sep-2007	6	Added lead-free second level interconnect information to cover page and <i>Section 6: Package mechanical data</i> .
13-Jan-2009	7	Added Section 8: Environmental information; updated text in Section 6: Package mechanical data; minor formatting changes.
02-Aug-2010	8	Reformatted document; updated Section 4, Table 12, 13.
07-Jun-2011	9	Updated footnote 1 of <i>Table 6: Absolute maximum ratings</i> ; updated <i>Section 8: Environmental information</i> .

