


# 5 V, 256 Kbit (32 Kb x 8) TIMEKEEPER® SRAM

#### **Features**

- Integrated, ultra low power SRAM, real-time clock, power-fail control circuit and battery
- BYTEWIDE<sup>™</sup> RAM-like clock access
- BCD coded year, month, day, date, hours, minutes, and seconds
- Frequency test output for real-time clock
- Automatic power-fail chip deselect and WRITE protection
- WRITE protect voltages V<sub>PFD</sub> = power-fail deselect voltage):
  - M48T35:  $V_{CC}$  = 4.75 to 5.5 V; 4.5 V  $\leq$  V<sub>PFD</sub>  $\leq$  4.75 V
  - M48T35Y:  $V_{CC}$  = 4.5 to 5.5 V; 4.2 V  $\leq$  V<sub>PFD</sub>  $\leq$  4.5 V
- Self-contained battery and crystal in the CAPHAT<sup>™</sup> DIP package
- SOIC package provides direct connection for a SNAPHAT<sup>®</sup> housing containing the battery and crystal
- SNAPHAT<sup>®</sup> housing (battery and crystal) is replaceable
- Pin and function compatible with JEDEC standard 32 Kb x 8 SRAMs
- RoHS compliant
  - Lead-free second level interconnect



Contents M48T35, M48T35Y

# **Contents**

1	Desc	cription
2	Ope	ration modes
	2.1	READ mode
	2.2	WRITE mode
	2.3	Data retention mode
3	Cloc	k operations 12
	3.1	Reading the clock
	3.2	Setting the clock
	3.3	Stopping and starting the oscillator
	3.4	Calibrating the clock
	3.5	Century bit
	3.6	V <sub>CC</sub> noise and negative going transients
4	Max	imum ratings
5	DC a	and AC parameters
6	Pack	xage mechanical data
7	Part	numbering
8	Envi	ronmental information
9	Revi	sion history

M48T35, M48T35Y List of tables

# List of tables

Table 1.	Signal names	. 6
Table 2.	Operating modes	. 8
Table 3.	READ mode AC characteristics	. 9
Table 4.	WRITE mode AC characteristics	11
Table 5.	Register map	13
Table 6.	Absolute maximum ratings	17
Table 7.	Operating and AC measurement conditions	18
Table 8.	Capacitance	18
Table 9.	DC characteristics	19
Table 10.	Power down/up AC characteristics	20
Table 11.	Power down/up trip points DC characteristics	20
Table 12.	PCDIP28 – 28-pin plastic DIP, battery CAPHAT™, package mech. data	
Table 13.	SOH28 – 28-lead plastic SO, 4-socket battery SNAPHAT®, package mechanical data	
Table 14.	SH – 4-pin SNAPHAT® housing for 48 mAh battery & crystal, package mechanical data.	
Table 15.	SH – 4-pin SNAPHAT® housing for 120 mAh battery & crystal, package mechanical data	
Table 16.	Ordering information scheme	
Table 17.	SNAPHAT® battery table	25
Table 18.	Document revision history	27



List of figures M48T35, M48T35Y

# **List of figures**

Figure 1.	Logic diagram	. 5
Figure 2.	DIP connections	. 6
Figure 3.	SOIC connections	
Figure 4.	Block diagram	
Figure 5.	READ mode AC waveforms	. 9
Figure 6.	WRITE enable controlled, WRITE AC waveform	10
Figure 7.	Chip enable controlled, WRITE AC waveforms	10
Figure 8.	Crystal accuracy across temperature	15
Figure 9.	Clock calibration	15
Figure 10.	Supply voltage protection	16
Figure 11.	AC measurement load circuit	18
Figure 12.	Power down/up mode AC waveforms	19
Figure 13.	PCDIP28 – 28-pin plastic DIP, battery CAPHAT™, package outline	
Figure 14.	SOH28 – 28-lead plastic small outline, 4-socket battery SNAPHAT®, package outline	
Figure 15.	SH – 4-pin SNAPHAT® housing for 48 mAh battery & crystal, package outline	
Figure 16.	SH – 4-pin SNAPHAT® housing for 120 mAh battery & crystal, package outline	24
Figure 17	Recycling symbols	26

M48T35, M48T35Y Description

## 1 Description

The M48T35/Y TIMEKEEPER<sup>®</sup> RAM is a 32 Kb x 8 non-volatile static RAM and real-time clock. The monolithic chip is available in two special packages to provide a highly integrated battery-backed memory and real-time clock solution.

The M48T35/Y is a non-volatile pin and function equivalent to any JEDEC standard 32 Kb x 8 SRAM. It also easily fits into many ROM, EPROM, and EEPROM sockets, providing the non-volatility of PROMs without any requirement for special WRITE timing or limitations on the number of WRITEs that can be performed.

The 28-pin, 600 mil DIP CAPHAT<sup>™</sup> houses the M48T35/Y silicon with a quartz crystal and a long life lithium button cell in a single package.

The 28-pin, 330 mil SOIC provides sockets with gold plated contacts at both ends for direct connection to a separate SNAPHAT® housing containing the battery and crystal. The unique design allows the SNAPHAT battery package to be mounted on top of the SOIC package after the completion of the surface mount process. Insertion of the SNAPHAT housing after reflow prevents potential battery and crystal damage due to the high temperatures required for device surface-mounting. The SNAPHAT housing is keyed to prevent reverse insertion. The SOIC and battery/crystal packages are shipped separately in plastic anti-static tubes or in tape & reel form.

For the 28-lead SOIC, the battery/crystal package (e.g., SNAPHAT) part number is "M4T28-BR12SH".

Figure 1. Logic diagram

Description M48T35, M48T35Y

Table 1. Signal names

A0-A14	Address inputs
DQ0-DQ7	Data inputs / outputs
Ē	Chip enable
G	Output enable
W	WRITE enable
V <sub>CC</sub>	Supply voltage
V <sub>SS</sub>	Ground

Figure 2. DIP connections






Figure 3. SOIC connections



M48T35, M48T35Y Description

Figure 4. Block diagram



Operation modes M48T35, M48T35Y

## 2 Operation modes

As *Figure 4 on page 7* shows, the static memory array and the quartz controlled clock oscillator of the M48T35/Y are integrated on one silicon chip. The two circuits are interconnected at the upper eight memory locations to provide user accessible BYTEWIDE clock information in the bytes with addresses 7FF8h-7FFFh.

The clock locations contain the year, month, date, day, hour, minute, and second in 24-hour BCD format. Corrections for 28, 29 (leap year - valid until 2100), 30, and 31 day months are made automatically. Byte 7FF8h is the clock control register. This byte controls user access to the clock information and also stores the clock calibration setting.

The eight clock bytes are not the actual clock counters themselves; they are memory locations consisting of BiPORT<sup>TM</sup> READ/WRITE memory cells. The M48T35/Y includes a clock control circuit which updates the clock bytes with current information once per second. The information can be accessed by the user in the same manner as any other location in the static memory array.

The M48T35/Y also has its own power-fail detect circuit. The control circuitry constantly monitors the single 5 V supply for an out of tolerance condition. When  $V_{CC}$  is out of tolerance, the circuit write protects the SRAM, providing a high degree of data security in the midst of unpredictable system operation brought on by low  $V_{CC}$ . As  $V_{CC}$  falls below the battery backup switchover voltage ( $V_{SO}$ ), the control circuitry connects the battery which maintains data and clock operation until valid power returns.

IUDIC L.	operating modes					
Mode	V <sub>cc</sub>	Ē	G	W	DQ0-DQ7	Power
Deselect	475 . 5 5 7	$V_{IH}$	Х	Х	High Z	Standby
WRITE	4.75 to 5.5 V or	$V_{IL}$	Х	V <sub>IL</sub>	D <sub>IN</sub>	Active
READ	4.5 to 5.5 V	$V_{IL}$	$V_{IL}$	V <sub>IH</sub>	D <sub>OUT</sub>	Active
READ		$V_{IL}$	$V_{IH}$	$V_{IH}$	High Z	Active
Deselect	V <sub>SO</sub> to V <sub>PFD</sub> (min) <sup>(1)</sup>	X	Х	Х	High Z	CMOS standby
Deselect	≤ V <sub>SO</sub> <sup>(1)</sup>	Х	Х	Х	High Z	Battery backup mode

Table 2. Operating modes

 $X = V_{IH}$  or  $V_{IL}$ ;  $V_{SO}$  = battery backup switchover voltage.

#### 2.1 READ mode

The M48T35/Y is in the READ mode whenever  $\overline{W}$  (WRITE enable) is high and  $\overline{E}$  (chip enable) is low. The unique address specified by the 15 address inputs defines which one of the 32,768 bytes of data is to be accessed. Valid data will be available at the data I/O pins within address access time ( $t_{AVQV}$ ) after the last address input signal is stable, providing that the  $\overline{E}$  and  $\overline{G}$  access times are also satisfied.

If the  $\overline{E}$  and  $\overline{G}$  access times are not met, valid data will be available after the latter of the chip enable access time ( $t_{ELOV}$ ) or output enable access time ( $t_{GLOV}$ ).


The state of the eight three-state data I/O signals is controlled by  $\overline{E}$  and  $\overline{G}$ . If the outputs are activated before  $t_{AVQV}$ , the data lines will be driven to an indeterminate state until  $t_{AVQV}$ .

<sup>1.</sup> See Table 11 on page 20 for details.

M48T35, M48T35Y Operation modes

If the address inputs are changed while  $\overline{E}$  and  $\overline{G}$  remain active, output data will remain valid for output data hold time (t<sub>AXQX</sub>) but will go indeterminate until the next address access.

Figure 5. READ mode AC waveforms



Note:  $WRITE \ enable \ (\overline{W}) = high.$ 

Table 3. READ mode AC characteristics

tavav tavav telav telav telav telav telav telav telav	Parameter <sup>(1)</sup>	M487	l leit	
	Parameter	Min	Max	Unit
t <sub>AVAV</sub>	READ cycle time	70		ns
t <sub>AVQV</sub>	Address valid to output valid		70	ns
t <sub>ELQV</sub>	Chip enable low to output valid		70	ns
t <sub>GLQV</sub>	Output enable low to output valid		35	ns
t <sub>ELQX</sub> (2)	Chip enable low to output transition	5		ns
t <sub>GLQX</sub> (2)	Output enable low to output transition	5		ns
t <sub>EHQZ</sub> (2)	Chip enable high to output Hi-Z		25	ns
t <sub>GHQZ</sub> (2)	Output enable high to output Hi-Z		25	ns
t <sub>AXQX</sub>	Address transition to output transition	10		ns

Valid for ambient operating temperature: T<sub>A</sub> = 0 to 70 or -40 to 85 °C; V<sub>CC</sub> = 4.75 to 5.5 V or 4.5 to 5.5 V (except where noted).

<sup>2.</sup>  $C_L = 5 pF$ .

Operation modes M48T35, M48T35Y

#### 2.2 WRITE mode

The M48T35/Y is in the WRITE mode whenever W and E are low. The start of a WRITE is referenced from the latter occurring falling edge of  $\overline{W}$  or  $\overline{E}$ . A WRITE is terminated by the earlier rising edge of  $\overline{W}$  or  $\overline{E}$ . The addresses must be held valid throughout the cycle.  $\overline{E}$  or  $\overline{W}$  must return high for a minimum of  $t_{EHAX}$  from chip enable or  $t_{WHAX}$  from WRITE enable prior to the initiation of another READ or WRITE cycle. Data-in must be valid  $t_{DVWH}$  prior to the end of WRITE and remain valid for  $t_{WHDX}$  afterward.  $\overline{G}$  should be kept high during WRITE cycles to avoid bus contention; although, if the output bus has been activated by a low on  $\overline{E}$  and  $\overline{G}$ , a low on W will disable the outputs  $t_{WLOZ}$  after  $\overline{W}$  falls.

Figure 6. WRITE enable controlled, WRITE AC waveform





Figure 7. Chip enable controlled, WRITE AC waveforms



M48T35, M48T35Y Operation modes

Table 4. WRITE mode AC characteristics

Complete	Parameter <sup>(1)</sup>	M48	l l m it	
Symbol	Parameter	Min	Max	- Unit
t <sub>AVAV</sub>	WRITE cycle time	70		ns
t <sub>AVWL</sub>	Address valid to WRITE enable low	0		ns
t <sub>AVEL</sub>	Address valid to chip enable low	0		ns
t <sub>WLWH</sub>	WRITE enable pulse width	50		ns
t <sub>ELEH</sub>	Chip enable low to chip enable high	55		ns
t <sub>WHAX</sub>	WRITE enable high to address transition	0		ns
t <sub>EHAX</sub>	Chip enable high to address transition	0		ns
t <sub>DVWH</sub>	Input valid to WRITE enable high	30		ns
t <sub>DVEH</sub>	Input valid to chip enable high	30		ns
t <sub>WHDX</sub>	WRITE enable high to input transition	5		ns
t <sub>EHDX</sub>	Chip enable high to input transition	5		ns
t <sub>WLQZ</sub> (2)(3)	WRITE enable low to output Hi-Z		25	ns
t <sub>AVWH</sub>	Address valid to WRITE enable high	60		ns
t <sub>AVEH</sub>	Address valid to chip enable high	60		ns
t <sub>WHQX</sub> <sup>(2)(3)</sup>	WRITE enable high to output transition	5		ns

Valid for ambient operating temperature: T<sub>A</sub> = 0 to 70 or -40 to 85 °C; V<sub>CC</sub> = 4.75 to 5.5 V or 4.5 to 5.5 V (except where noted).

#### 2.3 Data retention mode

With valid  $V_{CC}$  applied, the M48T35/Y operates as a conventional BYTEWIDE static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, write protecting itself when  $V_{CC}$  falls within the  $V_{PFD}$  (max),  $V_{PFD}$  (min) window. All outputs become high impedance, and all inputs are treated as "Don't care" (see *Figure 12 on page 19*, *Table 10*, and *Table 11 on page 20*).

Note:

A power failure during a WRITE cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the RAM's content. At voltages below  $V_{PFD}$  (min), the user can be assured the memory will be in a write protected state, provided the  $V_{CC}$  fall time is not less than  $t_F$  The M48T35/Y may respond to transient noise spikes on  $V_{CC}$  that reach into the deselect window during the time the device is sampling  $V_{CC}$ . Therefore, decoupling of the power supply lines is recommended.

When  $V_{CC}$  drops below  $V_{SO}$ , the control circuit switches power to the internal battery which preserves data and powers the clock. The internal button cell will maintain data in the M48T35/Y for an accumulated period of at least 7 years when  $V_{CC}$  is less than  $V_{SO}$ . As system power returns and  $V_{CC}$  rises above  $V_{SO}$ , the battery is disconnected, and the power supply is switched to external  $V_{CC}$ . Write protection continues until  $V_{CC}$  reaches  $V_{PFD}$  (min) plus  $V_{CC}$  reaches  $V_{PFD}$  (min) to prevent inadvertent WRITE cycles prior to processor stabilization. Normal RAM operation can resume  $V_{CC}$  exceeds  $V_{PFD}$  (max).

For more information on battery storage life refer to the application note AN1012.

<sup>2.</sup>  $C_L = 5 pF$ .

<sup>3.</sup> If  $\overline{E}$  goes low simultaneously with  $\overline{W}$  going low, the outputs remain in the high impedance state.

Clock operations M48T35, M48T35Y

## 3 Clock operations

#### 3.1 Reading the clock

Updates to the TIMEKEEPER<sup>®</sup> registers (see *Table 5*) should be halted before clock data is read to prevent reading data in transition. The BiPORT<sup>™</sup> TIMEKEEPER cells in the RAM array are only data registers and not the actual clock counters, so updating the registers can be halted without disturbing the clock itself.

Updating is halted when a '1' is written to the READ bit, D6 in the control register 7FF8h. As long as a '1' remains in that position, updating is halted.

After a halt is issued, the registers reflect the count; that is, the day, date, and the time that were current at the moment the halt command was issued.

All of the TIMEKEEPER registers are updated simultaneously. A halt will not interrupt an update in progress. Updating is within a second after the bit is reset to a '0.'

#### 3.2 Setting the clock

Bit D7 of the control register 7FF8h is the WRITE bit. Setting the WRITE bit to a '1,' like the READ bit, halts updates to the TIMEKEEPER<sup>®</sup> registers. The user can then load them with the correct day, date, and time data in 24-hour BCD format (see *Table 5*). Resetting the WRITE bit to a '0' then transfers the values of all time registers 7FF9h-7FFFh to the actual TIMEKEEPER counters and allows normal operation to resume. The FT bit and the bits marked as '0' in *Table 5* must be written to '0' to allow for normal TIMEKEEPER and RAM operation. After the WRITE bit is reset, the next clock update will occur within one second.

See the application note AN923, "TIMEKEEPER® Rolling Into the 21st Century" for information on century rollover.

## 3.3 Stopping and starting the oscillator

The oscillator may be stopped at any time. If the device is going to spend a significant amount of time on the shelf, the oscillator can be turned off to minimize current drain on the battery. The STOP bit is the MSB of the seconds register. Setting it to a '1' stops the oscillator. The M48T35/Y is shipped from STMicroelectronics with the STOP bit set to a '1.' When reset to a '0,' the M48T35/Y oscillator starts within 1 second.

12/28 Doc ID 2611 Rev 10

M48T35, M48T35Y Clock operations

Table 5. Register map

Address	Data						Function/range				
Address	D7	D6	D5	D4	D3	D2	D1	D0	BCD format		
7FFFh		10 Years Year			Year			Year	00-99		
7FFEh	0	0	0	10 M.	Month			Month	01-12		
7FFDh	0	0	10 (	date		Date			Date	01-31	
7FFCh	0	FT	CEB	СВ	0		Day		Century/ day	00-01/01-07	
7FFBh	0	0	10 h	ours		Но	urs		Hours	00-23	
7FFAh	0	10	0 minute	es		Minutes			Minutes	00-59	
7FF9h	ST	10	) secon	ds	Seconds				Seconds	00-59	
7FF8h	W	R	S		С	alibratio	n		Control		

#### Keys:

S = SIGN bit

FT = FREQUENCY TEST bit (must be set to '0' upon power for normal operation)

R = READ bit

W = WRITE bit

ST = STOP bit

0 = Must be set to '0'

CEB = CENTURY ENABLE bit

CB = CENTURY bit

Note:

When CEB is set to '1,' CB will toggle from '0' to '1' or from '1' to '0' at the turn of the century (dependent upon the initial value set).

When CEB is set to '0,' CB will not toggle. The WRITE bit does not need to be set to write to CEB.

## 3.4 Calibrating the clock

The M48T35/Y is driven by a quartz-controlled oscillator with a nominal frequency of 32,768 Hz. The devices are tested not to exceed 35 ppm (parts per million) oscillator frequency error at 25  $^{\circ}$ C, which equates to about ±1.53 minutes per month. With the calibration bits properly set, the accuracy of each M48T35/Y improves to better than +1/–2 ppm at 25  $^{\circ}$ C.

The oscillation rate of any crystal changes with temperature (see *Figure 8 on page 15*). Most clock chips compensate for crystal frequency and temperature shift error with cumbersome "trim" capacitors. The M48T35/Y design, however, employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by 256 stage, as shown in *Figure 9 on page 15*. The number of times pulses are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five calibration bits found in the control register. Adding counts speeds the clock up, subtracting counts slows the clock down.

The calibration byte occupies the five lower order bits (D4-D0) in the control register 7FF8h. These bits can be set to represent any value between 0 and 31 in binary form. Bit D5 is the

Clock operations M48T35, M48T35Y

sign bit; '1' indicates positive calibration, '0' indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first 2 minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on.

Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125,829,120 actual oscillator cycles, that is +4.068 or -2.034 ppm of adjustment per calibration step in the calibration register. Assuming that the oscillator is in fact running at exactly 32,768 Hz, each of the 31 increments in the calibration byte would represent +10.7 or -5.35 seconds per month which corresponds to a total range of +5.5 or -2.75 minutes per month.

Two methods are available for ascertaining how much calibration a given M48T35/Y may require. The first involves simply setting the clock, letting it run for a month and comparing it to a known accurate reference (like WWV broadcasts). While that may seem crude, it allows the designer to give the end user the ability to calibrate his clock as his environment may require, even after the final product is packaged in a non-user serviceable enclosure. All the designer has to do is provide a simple utility that accesses the calibration byte.

The second approach is better suited to a manufacturing environment, and involves the use of some test equipment. When the frequency test (FT) bit, the seventh-most significant bit in the day register is set to a '1,' and D7 of the seconds register is a '0' (oscillator running), DQ0 will toggle at 512 Hz during a READ of the seconds register. Any deviation from 512 Hz indicates the degree and direction of oscillator frequency shift at the test temperature. For example, a reading of 512.01024 Hz would indicate a +20 ppm oscillator frequency error, requiring a -10 (WR001010) to be loaded into the calibration byte for correction.

Note: Setting or changing the calibration byte does not affect the frequency test output frequency.

The FT bit MUST be reset to '0' for normal clock operations to resume. The FT bit is automatically reset on power-down.

For more information on calibration, see application note AN934, "TIMEKEEPER® Calibration."

### 3.5 Century bit

Bit D5 and D4 of clock register 1FFCh contain the CENTURY ENABLE bit (CEB) and the CENTURY bit (CB). Setting CEB to a '1' will cause CB to toggle, either from a '0' to '1' or from '1' to '0' at the turn of the century (depending upon its initial state). If CEB is set to a '0,' CB will not toggle.

Note: The WRITE bit must be set in order to write to the CENTURY bit.

M48T35, M48T35Y Clock operations





Figure 8. Crystal accuracy across temperature






Clock operations M48T35, M48T35Y

## 3.6 V<sub>CC</sub> noise and negative going transients

 $I_{CC}$  transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the  $V_{CC}$  bus. These transients can be reduced if capacitors are used to store energy which stabilizes the  $V_{CC}$  bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A bypass capacitor value of 0.1  $\mu$ F (as shown in *Figure 10*) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on  $V_{CC}$  that drive it to values below  $V_{SS}$  by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, it is recommended to connect a Schottky diode from  $V_{CC}$  to  $V_{SS}$  (cathode connected to  $V_{CC}$ , anode to  $V_{SS}$ ). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.

Figure 10. Supply voltage protection



M48T35, M48T35Y Maximum ratings

## 4 Maximum ratings

Stressing the device above the rating listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 6. Absolute maximum ratings

Symbol	Parameter		Value	Unit
т	Ambient operating temperature	Grade 1	0 to 70	°C
T <sub>A</sub>	Ambient operating temperature	Grade 6	-40 to 85	°C
T <sub>STG</sub>	Storage temperature (V <sub>CC</sub> off, oscillator off)		-40 to 85	°C
T <sub>SLD</sub> <sup>(1)(2)(3)</sup>	Lead solder temperature for 10 second	260	°C	
V	Input or output voltages	M48T35	-0.3 to 7	٧
V <sub>IO</sub>	Imput of output voltages	M48T35Y	-0.3 to 7	٧
V	Supply voltage	M48T35	-0.3 to 7	V
V <sub>CC</sub>	Supply voltage	M48T35Y	-0.3 to 7	V
Io	Output current		20	mA
P <sub>D</sub>	Power dissipation		1	W

For DIP package, soldering temperature of the IC leads is to not exceed 260 °C for 10 seconds.
Furthermore, the devices shall not be exposed to IR reflow nor preheat cycles (as performed as part of
wave soldering). ST recommends the devices be hand-soldered or placed in sockets to avoid heat damage
to the batteries.

**Caution:** Negative undershoots below –0.3 V are not allowed on any pin while in the battery backup mode.

**Caution:** Do NOT wave solder SOIC to avoid damaging SNAPHAT<sup>®</sup> sockets.

<sup>2.</sup> For DIP packaged devices, ultrasonic vibrations should not be used for post-solder cleaning to avoid damaging the crystal.

<sup>3.</sup> For SOH28 package, lead-free (Pb-free) lead finish: reflow at peak temperature of 260 °C (the time above 255 °C must not exceed 30 seconds)

## 5 DC and AC parameters

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC characteristic tables are derived from tests performed under the measurement conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 7. Operating and AC measurement conditions

Parameter	M48T35	M48T35Y	Unit
Supply voltage (V <sub>CC</sub> )	4.75 to 5.5	4.5 to 5.5	V
Ambient operating temperature (T <sub>A</sub> )	0 to 70	-40 to 85	°C
Load capacitance (C <sub>L</sub> )	100	100	pF
Input rise and fall times	≤ 5	≤ 5	ns
Input pulse voltages	0 to 3	0 to 3	V
Input and output timing ref. voltages	1.5	1.5	V

Note: Output Hi-Z is defined as the point where data is no longer driven.

Figure 11. AC measurement load circuit




Table 8. Capacitance

Symbol	Parameter <sup>(1)(2)</sup>	Min	Max	Unit
C <sub>IN</sub>	Input capacitance	-	10	pF
C <sub>OUT</sub> <sup>(3)</sup>	Output capacitance	-	10	pF


- 1. Effective capacitance measured with power supply at 5 V; sampled only, not 100% tested.
- 2. At 25 °C, f = 1 MHz.
- 3. Outputs deselected.

Table 9. DC characteristics

Cymbol	Parameter	Test condition <sup>(1)</sup>	M48T35		M48T35Y		Unit
Symbol	raiailletei	rest condition.	Min	Max	Min	Max	Oilit
I <sub>LI</sub>	Input leakage current	$0 \text{ V} \leq V_{IN} \leq V_{CC}$		±1		±1	μΑ
I <sub>LO</sub> <sup>(2)</sup>	Output leakage current	$0 \text{ V} \leq V_{OUT} \leq V_{CC}$		±1		±1	μΑ
I <sub>CC</sub>	Supply current	Outputs open		50		30	mA
I <sub>CC1</sub>	Supply current (standby) TTL	E = V <sub>IH</sub>		3		3	mA
I <sub>CC2</sub>	Supply current (standby) CMOS	$\overline{E} = V_{CC} - 0.2 \text{ V}$		2		2	mA
$V_{IL}$	Input low voltage		-0.3	0.8	-0.3	0.8	V
V <sub>IH</sub>	Input high voltage		2.2	V <sub>CC</sub> + 0.3	2.2	V <sub>CC</sub> + 0.3	V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 2.1 mA		0.4		0.4	V
V <sub>OH</sub>	Output high voltage	$I_{OH} = -1 \text{ mA}$	2.4		2.4		V

<sup>1.</sup> Valid for ambient operating temperature:  $T_A = 0$  to 70 or -40 to 85 °C;  $V_{CC} = 4.75$  to 5.5 V or 4.5 to 5.5 V (except where noted).

Figure 12. Power down/up mode AC waveforms



<sup>2.</sup> Outputs deselected.

Table 10. Power down/up AC characteristics

Symbol	Parameter <sup>(1)</sup>			Max	Unit
t <sub>PD</sub>	$\overline{E}$ or $\overline{W}$ at $V_IH$ before power down				μs
t <sub>F</sub> <sup>(2)</sup>	V <sub>PFD</sub> (max) to V <sub>PFD</sub> (min) V <sub>CC</sub> fall time				μs
t <sub>FB</sub> (3)	V <sub>PFD</sub> (min) to V <sub>SS</sub> V <sub>CC</sub> fall time         M48T35           M48T35Y	M48T35	10		μs
₹B`´		10		μs	
t <sub>R</sub>	V <sub>PFD</sub> (min) to V <sub>PFD</sub> (max) V <sub>CC</sub> rise time	10		μs	
t <sub>RB</sub>	V <sub>SS</sub> to V <sub>PFD</sub> (min) V <sub>CC</sub> rise time				μs
t <sub>rec</sub> <sup>(4)</sup>	V <sub>PFD</sub> (max) to inputs recognized	40	200	ms	

<sup>1.</sup> Valid for ambient operating temperature: T<sub>A</sub> = 0 to 70 or -40 to 85 °C; V<sub>CC</sub> = 4.75 to 5.5 V or 4.5 to 5.5 V (except where noted).

Table 11. Power down/up trip points DC characteristics

Symbol	Parameter <sup>(1)(2)</sup>			Тур	Max	Unit
V	Power-fail deselect voltage	M48T35	4.5	4.6	4.75	V
V <sub>PFD</sub>	Fower-iaii deselect voltage	M48T35Y	4.2	4.35	4.5	V
W	V Dottom hookun quitabover voltage			3.0		V
V <sub>SO</sub> Battery backup switchover voltage	M48T35Y		3.0		V	
t <sub>DR</sub> <sup>(3)(5)</sup>	Expected data retention time	Grade 1	10 <sup>(4)</sup>			Years
'DR`	Expedied data retention time	Grade 6	10 <sup>(5)</sup>			Years

Valid for ambient operating temperature: T<sub>A</sub> = 0 to 70 or -40 to 85 °C; V<sub>CC</sub> = 4.75 to 5.5 V or 4.5 to 5.5 V (except where noted).

<sup>2.</sup> V<sub>PFD</sub> (max) to V<sub>PFD</sub> (min) fall time of less than t<sub>F</sub> may result in deselection/write protection not occurring until 200 μs after V<sub>CC</sub> passes V<sub>PFD</sub> (min).

<sup>3.</sup>  $V_{PFD}$  (min) to  $V_{SS}$  fall time of less than  $t_{FB}$  may cause corruption of RAM data.

<sup>4.</sup>  $t_{rec}$  (min) = 20 ms for industrial temperature grade 6 device.

<sup>2.</sup> All voltages referenced to  $V_{SS}$ .

<sup>3.</sup> CAPHAT<sup>TM</sup> and M4T32-BR12SH1 SNAPHAT<sup>®</sup> only, M4T28-BR12SH1 SNAPHAT<sup>®</sup> top  $t_{DR} = 7$  years (typ).

<sup>4.</sup> Using larger M4T32-BR12SH6 SNAPHAT® top (recommended for industrial temperature range - grade 6 device).

<sup>5.</sup> At 25 °C,  $V_{CC} = 0 \text{ V}$ .

#### Package mechanical data 6

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

Α2 еЗ D Е PCDIP

Figure 13. PCDIP28 – 28-pin plastic DIP, battery CAPHAT™, package outline

Note: Drawing is not to scale.

Table 12. PCDIP28 – 28-pin plastic DIP, battery CAPHAT™, package mech. data

Symbol	mm			inches		
Syllibol	Тур	Min	Max	Тур	Min	Max
Α		8.89	9.65		0.350	0.380
A1		0.38	0.76		0.015	0.030
A2		8.38	8.89		0.330	0.350
В		0.38	0.53		0.015	0.021
B1		1.14	1.78		0.045	0.070
С		0.20	0.31		0.008	0.012
D		39.37	39.88		1.550	1.570
Е		17.83	18.34		0.702	0.722
e1		2.29	2.79		0.090	0.110
e3	33.02			1.3		
eA		15.24	16.00		0.600	0.630
L		3.05	3.81		0.120	0.150
N		28			28	

SOH-A

Figure 14. SOH28 – 28-lead plastic small outline, 4-socket battery SNAPHAT®, package outline

Note: Drawing is not to scale.

Table 13. SOH28 – 28-lead plastic SO, 4-socket battery SNAPHAT<sup>®</sup>, package mechanical data

Symbol	mm			inches		
Syllibol	Тур	Min	Max	Тур	Min	Max
Α			3.05			0.120
A1		0.05	0.36		0.002	0.014
A2		2.34	2.69		0.092	0.106
В		0.36	0.51		0.014	0.020
С		0.15	0.32		0.006	0.012
D		17.71	18.49		0.697	0.728
E		8.23	8.89		0.324	0.350
е	1.27	_	-	0.050	_	-
eB		3.20	3.61		0.126	0.142
Н		11.51	12.70		0.453	0.500
L		0.41	1.27		0.016	0.050
а		0°	8°		0°	8°
N	28				28	
CP			0.10			0.004

SHTK

Figure 15. SH – 4-pin SNAPHAT® housing for 48 mAh battery & crystal, package outline

Note: Drawing is not to scale.

Table 14. SH – 4-pin SNAPHAT® housing for 48 mAh battery & crystal, package mechanical data

Symbol	mm			inches		
	Тур	Min	Max	Тур	Min	Max
Α			9.78			0.385
A1		6.73	7.24		0.265	0.285
A2		6.48	6.99		0.255	0.275
A3			0.38			0.015
В		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
E		14.22	14.99		0.560	0.590
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090

A1 A

A3 A2

B

B

B

B

SHTK

Figure 16. SH – 4-pin SNAPHAT® housing for 120 mAh battery & crystal, package outline


Note: Drawing is not to scale.


Table 15. SH – 4-pin SNAPHAT<sup>®</sup> housing for 120 mAh battery & crystal, package mechanical data

Symbol	mm			inches		
	Тур	Min	Max	Тур	Min	Max
Α			10.54			0.415
A1		8.00	8.51		0.315	0.335
A2		7.24	8.00		0.285	0.315
A3			0.38			0.015
В		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
E		17.27	18.03		0.680	0.710
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090

M48T35, M48T35Y Part numbering

## 7 Part numbering





#### Shipping method

#### For SOH28:

E = ECOPACK® package, tubes

F = ECOPACK<sup>®</sup> package, tape & reel

#### For PCDIP28:

blank = ECOPACK® package, tubes

- 1. The M48T35 part is offered only in the PCDIP28 (i.e. CAPHAT $^{\text{TM}}$ ) package.
- 2. The M48T35Y is available only in the SOH28 (i.e. SNAPHAT SOIC) package.
- The SOIC package (SOH28) requires the SNAPHAT<sup>®</sup> battery package which is ordered separately under the part number "M4TXX-BR12SH" (see Table 17 on page 25).
- Temperature grade 6 (-40 to +85 °C) devices are not for new design. Contact ST sales office for availability.

#### Caution:

Do not place the SNAPHAT battery package "M4TXX-BR12SH" in conductive foam as it will drain the lithium button-cell battery.


For other options, or for more information on any aspect of this device, please contact the ST sales office nearest you.

Table 17. SNAPHAT® battery table

Part number	Description	Package
	Lithium battery (48 mAh) SNAPHAT®	SH
M4T32-BR12SH	Lithium battery (120 mAh) SNAPHAT®	SH

## 8 Environmental information

Figure 17. Recycling symbols



This product contains a non-rechargeable lithium (lithium carbon monofluoride chemistry) button cell battery fully encapsulated in the final product.

Recycle or dispose of batteries in accordance with the battery manufacturer's instructions and local/national disposal and recycling regulations.

M48T35, M48T35Y Revision history

# 9 Revision history

Table 18. Document revision history

Date	Revision	Changes
Nov-1999	1	First issue
07-Feb-2000	1.1	t <sub>DR</sub> description changed ( <i>Table 9</i> )
04-Jun-2001	2	Reformatted; temp/voltage info. added to tables ( <i>Table 8</i> , <i>9</i> , <i>3</i> , <i>4</i> , <i>10</i> , <i>11</i> ); add century bit text
31-Jul-2001	2.1	Formatting changes based on latest document reviews
06-Mar-2002	2.2	Add PMDIP packaging option, which is "Not for New Design" (NND) (Table 16)
20-May-2002	2.3	Modify reflow time and temperature footnotes (Table 6)
26-Jun-2002	2.4	Add footnote to table (Table 11)
31-Mar-2003	3	v2.2 template applied; data retention condition updated (Table 11)
10-Dec-2003	4	Reformatted; update DC characteristics (Table 9)
31-Mar-2004	5	Reformatted; update Pb-free package information (Table 6, 16)
05-Dec-2005	6	Updated template, lead-free text, and remove footnote (Table 9, 16)
01-Aug-2007	7	Reformatted; added lead-free second level interconnect information to cover page and Section 6: Package mechanical data.
12-Feb-2009	8	Updated <i>Table 6</i> ; text in <i>Section 6: Package mechanical data</i> ; added <i>Section 8: Environmental information</i> ; minor formatting changes.
08-Sep-2010	9	Reformatted document; updated <i>Section 4</i> , <i>Table 12</i> , <i>16</i> ; removed PMDIP28 package.
07-Jun-2011	10	Updated footnote 1 of Table 6: Absolute maximum ratings; updated Section 8: Environmental information.