

# Ka-Band High Power Terminated SPDT PIN Switch with Integrated Driver, 20 - 44 GHz



MAMF-011146

Rev. V2

## Features

- Broadband Performance, 20 to 44 GHz
- Low Loss <1.0 dB
- High Isolation >34 dB
- Up to 13 W CW Power, +85°C
- 23 dBm Power Handling in Terminated Port
- TTL Compatible Driver
- -20 V to -50 V Back Bias
- 25 mA Sinking / Sourcing Current
- Quiescent Currents <1 mA
- Lead-Free 5 x 4 mm PQFN package
- RoHS\* Compliant

## Applications

- 5G
- Point-to-Point
- Radar
- Radiometers
- Test & Instrumentation
- High Frequency Applications

## Description

The MAMF-011146 is a high power SPDT PIN diode switch with integrated driver in 5 x 4 mm PQFN package. This broadband, high linearity, SPDT switch with 50 Ω terminated RF ports was developed for Ka-Band applications that require up to 13 W CW power handling at an environmental temperature of +85°C while maintaining low insertion loss and high isolation.

The SPDT MMIC utilizes MACOM's proven AlGaAs PIN diode technology.


The included driver utilize MACOM developed PIN diode driver MADR-011020 and has all characteristic of this driver.

## Ordering Information<sup>1</sup>

Part Number	Package
MAMF-011146-TR0500	500 piece reel
MAMF-011146-SMB	Sample Board

1. All sample boards include 5 loose parts.

## Functional Schematic



## Pin Configuration<sup>2</sup>

Pin #	Function	Description
1, 3, 5, 7,	GND	Ground
2, 6, 11, 17,	N/C	No Connection
4	RFC	RF Common Port
9	RF2	Terminated RF Port 2
12	EN	Enable
13	C1	Logic Control Input
14	C2	Logic Control Input
19	VEEB	Negative Sequencer Bias
21	VSEQ	Power Sequencer Output
24	VEEA	Negative Driver Bias
25	VCC	Positive Bias
26	DS	Driver Select
29	RF1	Terminated RF Port 1
31	Paddle <sup>3</sup>	RF, DC & Thermal Ground

2. MACOM recommends connecting unused package pins to ground.  
 3. The exposed pad centered on the package bottom must be connected to RF, DC and thermal ground.

\* Restrictions on Hazardous Substances, compliant to current RoHS EU directive.

# Ka-Band High Power Terminated SPDT PIN Switch with Integrated Driver, 20 - 44 GHz



MAMF-011146

Rev. V2

## Electrical Specifications:

Freq. = 20 - 44 GHz,  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = +5\text{ V @ } 34\text{ mA} / -20\text{ V @ } 0\text{ mA}$ ,  $Z_0 = 50\ \Omega$

Parameter	Test Conditions	Units	Min.	Typ.	Max.
Insertion Loss	21 - 35 GHz 35 - 41 GHz	dB	—	1.0 1.3	1.7 —
Isolation <sup>4</sup>	21 - 35 GHz 35 - 41 GHz	dB	—	39 36	-32 —
Input / Output Return Loss On state	21 - 35 GHz 35 - 41 GHz	dB	—	15 15	—
RF1, 2 Return Loss, Off state	21 - 35 GHz 35 - 41 GHz	dB	—	10 15	—
Switching Speed-T <sub>ON</sub>	50% DC to 90% RF	ns	—	49	—
Switching Speed-T <sub>OFF</sub>	50% DC to 10% RF	ns	—	55	—
Rise Time -T <sub>RISE</sub>	10% to 90% RF	ns	—	9	—
Fall Time - T <sub>FALL</sub>	90% to 10% RF	ns	—	14	—
CW Input Power <sup>5</sup>	-25 V @ +85°C	dBm	—	41.2	—
V <sub>CC</sub> Quiescent Current (I <sub>CC</sub> )	C1 = 5 V, C2 = DS = EN = 0 V	mA	—	0.1	0.15
V <sub>EEB</sub> Quiescent Current (I <sub>EEB</sub> )	C1 = 5 V, C2 = DS = EN = 0 V	mA	—	0.3	0.35
Control Input Leakage Current (I <sub>CTL</sub> ) <sup>6</sup>	Control = 5 V	μA	—	20	25
R <sub>PULL-UP</sub> , Output Pull-up On Resistance	43 mA Load	Ω	—	12	15
R <sub>PULL-DOWN</sub> , Output Pull-down On Resistance	43 mA Load	Ω	—	12	15
Power Sequencer Threshold Voltage	Note 7	V	—	2.5	—
Power Sequencer Power On Time	Note 8	μs	—	25	—
Driver Die Power Up Time	Note 9	μs	—	25	—
Driver Die Power Down Time	Note 10	μs	—	25	—

4. Isolation defined with 1 port in low loss state.
5. Reverse bias voltage V<sub>EEB</sub> should be determined based on working conditions. For example, -25 V @ 41.2 dBm input power. For lower power applications, a less negative voltage can be used. R. Caverly and G. Hiller, "Establishing the Minimum Reverse Bias for a P-I-N Diode in a High Power Switch," IEEE Transactions on Microwave Theory and Techniques, Vol.38, No.12, December 1990.
6. This leakage current is due to an active pull-down NMOS FET at the control input.
7. When V<sub>CC</sub> is below this threshold, the internal power sequencer will pull its output V<sub>SEQ</sub> to ground.
8. This is the delay between the moment when V<sub>CC</sub> is above the power sequencer threshold to V<sub>SEQ</sub> reaches 90% of steady state value. This is measured with a 47 pF shunt capacitor off pin V<sub>EEA</sub>.
9. This is the time needed for the driver to function properly after V<sub>CC</sub> and V<sub>EEA</sub> reach 90% of their stable value.
10. This is the time needed for the internal bias voltages to discharge to 10% of their steady state value after V<sub>CC</sub> and V<sub>EEA</sub> are powered down.

## Recommended Operating Conditions<sup>11</sup>

Parameter	Test Conditions	Units	Min.	Typ.	Max.
$V_{CC}$	—	V	4	4.5	5
$I_{CC}$	RF1=ON, RF2=OFF & RF1=OFF, RF2=ON	mA	20	28	36
$I_{CC}$	RF1=RF2=OFF	mA	40	56	72
$V_{EEA}$ and $V_{EEB}$	—	V	-50	—	-20
C1, C2, EN, DS	Logic "0" Logic "1"	V	0.0 2.0	0.0 $V_{CC}$	0.8 $V_{CC}$
Rise / Fall Time of $V_{CC}$ And $V_{EEB}$	—	$\mu$ s	50	—	—
Temperature	—	$^{\circ}$ C	-40	+25	+85

11. Negative bias should be applied to  $V_{EEB}$  (pin 6) (see note 5). The sequencer output  $V_{SEQ}$  should be connected to the driver negative bias  $V_{EEA}$ . A 47 pF shunt capacitor shall be placed close to pin 11 ( $V_{EEA}$ ).

## Absolute Maximum Ratings<sup>12,13</sup>

Parameter	Absolute Maximum
$V_{EEA}, V_{EEB}$	$-55\text{ V} \leq V_{EEA}, V_{EEB} \leq +0.5\text{ V}$
$V_{CC}$	$-0.5\text{ V} \leq V_{CC} \leq +6.5\text{ V}$
C1, C2, EN, DS	$-0.5\text{ V} \leq V_{CC} \leq +6\text{ V}$
CW Incident Power (Low Loss Port)	41.2 dBm @ +85 $^{\circ}$ C 43.0 dBm @ +25 $^{\circ}$ C
CW Incident Power (Terminated Port)	23 dBm @ +85 $^{\circ}$ C 26 dBm @ +25 $^{\circ}$ C
Operating Temperature	-40 $^{\circ}$ C to +85 $^{\circ}$ C
Storage Temperature	-55 $^{\circ}$ C to +150 $^{\circ}$ C

12. Exceeding any one or combination of these limits may cause permanent damage to this device.

13. MACOM does not recommend sustained operation near these survivability limits.

## Truth Table

Inputs				Outputs	
EN	DS	C2	C1	RF1	RF2
1	X	X	X	OFF	OFF
0	0	0	0	ON	OFF
0	0	0	1	OFF	ON
0	0	1	0	OFF	OFF
0	0	1	1	OFF	OFF
0	1	0	0	OFF	OFF
0	1	0	1	OFF	OFF
0	1	1	0	ON	OFF
0	1	1	1	OFF	ON

## Handling Procedures


Please observe the following precautions to avoid damage:

### Static Sensitivity


Gallium Arsenide Integrated Circuits are sensitive to electrostatic discharge (ESD) and can be damaged by static electricity. Proper ESD control techniques should be used when handling these HBM class 1A devices.

## Typical Performance Curves @ +25°C


**Insertion Loss (On State)**




**RF<sub>COMMON</sub> Return Loss (On State)**




**Insertion Loss (On State) over Temp**




**RF1 & RF2 Return Loss (On State)**



**Isolation (Off State)**



**RF1 & RF2 Return Loss (Off State) Terminated Port**



# Ka-Band High Power Terminated SPDT PIN Switch with Integrated Driver, 20 - 44 GHz




MAMF-011146


Rev. V2

## Typical Performance Curves @ +25°C


Insertion Loss (Unbiased)




Return Loss (Unbiased)




Input Output IP3



Output Power over Reverse Bias Voltage @ +85°C, 29 GHz



## MAMF-011146 Application Schematic<sup>14</sup>



14. VEEB - recommended -25V, see note 5.

### Parts List

Part	Value
C1, C2	0.1 $\mu$ F
C3	47 pF


# Ka-Band High Power Terminated SPDT PIN Switch with Integrated Driver, 20 - 44 GHz



MAMF-011146

Rev. V2

## Outline Lead-Free 5 x 4 mm 30-Lead PQFN<sup>†</sup>



<sup>†</sup> This is not a JEDEC standard package  
 Reference Application Note M538 for lead-free solder reflow recommendations.  
 Meets JEDEC moisture sensitivity level 1 requirements.  
 Plating is NiPdAuAg