

Rev. V3

Features

- · 4 Bit Digital Phase Shifter
- 360° Coverage with LSB = 22.5°
- Integrated CMOS Driver
- Serial or Parallel Control
- Low DC Power Consumption
- Minimal Attenuation Variation over Phase Shift Range
- 50 Ω Impedance
- FAR99
- Lead-Free 4 mm 24-Lead PQFN Package
- RoHS* Compliant

Description

The MAPS-010146 is a GaAs pHEMT 4-bit digital phase shifter with an integrated CMOS driver in a 4 mm PQFN plastic surface mount package. Step size is 22.5° providing phase shift from 0° to 360° in 22.5° steps. This design has been optimized to minimize variation in attenuation over the phase shift range.


The MAPS-010146 is ideally suited for use where high phase accuracy with minimum loss variation over the phase shift range are required. The 4 mm PQFN package provides a smaller footprint than is typically available for a digital phase shifter with an internal driver. Typical applications include communications antennas and phased array radars.

Ordering Information ¹

Part Number	Package
MAPS-010146-TR0500	500 piece reel
MAPS-010146-001SMB	Sample Test Board

^{1.} Reference Application Note M513 for reel size information.

Functional Schematic



Pin Configuration²

· ··· · · · · · · · · · · · · · · · ·								
Pin No.	Function	Pin No.	Function					
1	VEE	13	GND					
2	P/S	14	RF OUT					
3	GND	15	GND					
4	GND	16	GND					
5	RF IN	17	SER OUT					
6	GND	18	VCC					
7	GND	19	D6					
8	GND	20	D5					
9	GND	21	D4					
10	GND	22	D3 or LE					
11	GND	23	D2 or CLK					
12	GND	24	D1 or SER IN					

The exposed pad centered on the package bottom must be connected to RF and DC ground.

^{*} Restrictions on Hazardous Substances, European Union Directive 2002/95/EC.

MAPS-010146



Digital Phase Shifter 4-Bit, 8.0 - 12.0 GHz

Rev. V3

Electrical Specifications:

Freq. = 8.0 - 12.0 GHz, T_A = 25°C, Z_0 = 50 Ω , V_{CC} = +5.0 V, V_{EE} = -5.0 V

Parameter	Test Conditions	Units	Min.	Тур.	Max.
Operating Power ³	8.0 - 12.0 GHz	dBm	_	_	+25
Insertion Loss (Any Phase State)	Any Phase State		_	6.5	8.8
Attenuation Variation	Across All Phase States	dB	_	± 1	_
RMS Attenuation Error ⁴	All Values Relative to Insertion Loss at Reference Phase	dB	_	0.7	_
RMS Phase Error ⁴	All Values Relative to Reference Phase	deg	_	5	_
Phase Accuracy ⁵ Relative to Reference Loss State	22.5 Degree Bit 45 Degree Bit 90 Degree Bit 180 Degree Bit Sum of All Bits	deg	_ _ _ _	± 2.5 ± 4 ± 5 ± 5 ± 10	_ _ _ _
VSWR	RF IN RF OUT	Ratio	_	1.8:1 1.8:1	_
1 dB Compression	1 dB Compression Reference State		_	25	_
Input IP3	Two-tone inputs up to +5 dBm	dBm	_	40	_
T _{RISE} , T _{FALL}	10% to 90% RF, 90% to 10% RF	10% to 90% RF, 90% to 10% RF ns		50	
V _{CC} V _{EE}	<u> </u>	V		<u> </u>	5.5 -3.0
V _{IL} V _{IH}	LOW-level input voltage HIGH-level input voltage	V	0.0 0.7 x V _{CC}	_	0.3 x V _{CC}
I _{IN} (Input Control Current)	V _{IN} = V _{CC} or GND	μA	_	1	_
V _{OH} V _{OL}	For serial out; I_{OH} = -100 μ A For serial out; I_{OL} = 100 μ A	V	V _{CC} - 0.2	_	 0.2
I _{CC} (Quiescent Supply Current)	Vcntrl = V _{CC} or GND	μA	_	_	2
V_{EE} min to max V_{IE} Vin = V_{IL} or V_{IH}		mA	-1.0	-0.1	_

^{3.} Maximum operating power is the maximum power where the specifications are guaranteed.

^{4.} RMS is calculated across all 15 amplitude or phase states relative to the amplitude or phase in the 0° phase state at a given frequency.


^{5.} This phase shifter is guaranteed to have monotonic phase shift.




Rev. V3

Typical Performance Curves


RF_{IN} Return Loss vs. Frequency (All States)




RF_{OUT} Return Loss vs. Frequency (All States)




Mean RMS Phase Error vs. Frequency




Mean RMS Amplitude Error vs. Frequency



Phase Error (degrees) vs. State



Amplitude Error (dB) vs. State







Rev. V3

Typical Performance Curves

Amplitude Variation vs. Phase State



Phase Shift vs. Frequency (Major States)




Absolute Maximum Ratings ^{6,7}

Parameter	Absolute Maximum			
Input Power 8.0 - 12.0 GHz	+27 dBm			
V _{CC}	-0.5V ≤ V _{CC} ≤ +7.0V			
V _{EE}	-7.0V ≤ V _{EE} ≤ +0.5V			
D1-D4, P/S, LE, CLK or SER IN	-0.5V ≤ V _{IN} ≤ VCC + 0.5V			
SER OUT	$-0.5 \text{V} \le \text{V}_{\text{OUT}} \le \text{V}_{\text{CC}} + 0.5 \text{V}$			
Operating Temperature	-40°C to +85°C			
Storage Temperature	-65°C to +150°C			

^{6.} Exceeding any one or combination of these limits may cause permanent damage to this device.

Sample Board Header Pin Labels



Handling Procedures

Please observe the following precautions to avoid damage:

Static Sensitivity

Gallium Arsenide and Silicon Integrated Circuits are sensitive to electrostatic discharge (ESD) and can be damaged by static electricity. Proper ESD control techniques should be used when handling these devices.

M/A-COM Technology Solutions does not recommend sustained operation near these survivability limits.



Rev. V3

Modes of Operation: Serial and Direct Parallel

Serial Mode

The serial control interface (SERIN, CLK, LE, SEROUT) is compatible with the SPI protocol. SPI mode is activated when P/S is kept high. The 6-bit serial word must be loaded with the MSB first. After shifting in the 6 bit word, a rising edge on LE will set the phase shifter to the desired state. While LE is high the CLK is masked to protect the data while implementing the change. SEROUT is SERIN delayed by 6 clock cycles.

When P/S is low, the serial control interface is disabled. When P/S is set high, Pins 22, 23, and 24 have the LE, CLK, and SER IN function.

In serial mode operation, the outputs will stay constant while LE is kept low.

Direct Parallel Mode

The parallel mode is enabled when P/S is set low. In the direct parallel mode, the phase shifter is controlled by the parallel control inputs directly. When P/S is set low, Pins 22, 23, and 24 have the D3, D2, and D1 function.

Mode Truth Table 8,9

P/S	LE	Mode			
1	Х	Serial			
0	N/A	Direct Parallel			

- 8. There are two dummy bits (D1 & D2), that must be sent in the serial mode. This is because the 4 bit phase shifter uses the same driver as the 6 bit phase shifter.
- 9. In the parallel mode, D1 and D2 should be tied to ground or to $\ensuremath{V_{\text{CC}}}.$

Truth Table (Digital Phase Shifter) 10

D6	D5	D4	D3	D2	D1	Phase Shift
0	0	0	0	Х	Χ	Reference Phase
0	0	0	1	Х	Х	22.5 deg
0	0	1	0	Х	Χ	45 deg
0	1	0	0	Х	Х	90 deg
1	0	0	0	Х	Х	180 deg
1	1	1	1	Х	Χ	337.5 deg

10. 0 = CMOS Low; 1 = CMOS High, X is CMOS Low or High

Serial Interface Timing Characteristics


Symbol	Parameter	Ту	11.77		
		-40°C	25°C	+85°C	Units
t _{sck}	Min. Serial Clock Period	100	100	100	ns
t _{cs}	Min. Control Set-up Time	20	20	20	ns
t _{CH}	Min. Control Hold Time	20	20	20	ns
t _{LS}	Min. LE Set-up Time	10	10	10	ns
t _{LEW}	Min. LE Pulse Width	10	10	10	ns
t _{LH}	Min. Serial Clock Hold Time from LE	10	10	10	ns
t _{LES}	Min. LE Pulse Spacing	630	630	630	ns




Rev. V3

Functionality Modes of Operation: Serial and Direct Parallel

Serial Input Interface Timing Diagram



Lead Free 4 mm 24-Lead PQFN [†]



[†] Reference Application Note S2083 for lead-free solder reflow recommendations. Meets JEDEC moisture sensitivity level 1 requirements. Plating is 100% matte tin over copper.