MAX11120-MAX11128

1Msps, Low-Power, Serial 12-/10-/8-Bit, 4-/8-/16-Channel ADCs

General Description

The MAX11120–MAX11128 are 12-/10-/8-bit with external reference and industry-leading 1.5MHz, full linear bandwidth, high speed, low-power, serial output successive-approximation register (SAR) analog-to-digital converters (ADCs). The MAX11120–MAX11128 include both internal and external clock modes. These devices feature scan mode in both internal and external clock modes. The internal clock mode features internal averaging to increase SNR. The external clock mode features the SampleSet™ technology, a user-programmable analog input channel sequencer. The SampleSet approach provides greater sequencing flexibility for multichannel applications while alleviating significant microcontroller or DSP (controlling unit) communication overhead.

The internal clock mode features an integrated FIFO allowing data to be sampled at high speeds and then held for readout at any time or at a lower clock rate. Internal averaging is also supported in this mode improving SNR for noisy input signals. The devices feature analog input channels that can be configured to be single-ended inputs, fully differential pairs, or pseudo-differential inputs with respect to one common input. The MAX11120–MAX11128 operate from a 2.35V to 3.6V supply and consume only 5.4mW at 1Msps.

The MAX11120–MAX11128 include AutoShutdown™, fast wake-up, and a high-speed 3-wire serial interface. The devices feature full power-down mode for optimal power management.

The 16MHz, 3-wire serial interface directly connects to SPI, QSPI™, and MICROWIRE® devices without external logic.

Excellent dynamic performance, low voltage, low power, ease of use, and small package size make these converters ideal for portable battery-powered data-acquisition applications, and for other applications that demand low power consumption and small space.

The MAX11120–MAX11128 are available in 28-pin, 5mm x 5mm, TQFN packages and operate over the -40°C to +125°C temperature range.

SampleSet and AutoShutdown are trademarks of Maxim Integrated Products, Inc.

QSPI is a trademark of Motorola, Inc.

MICROWIRE is a registered trademark of National Semiconductor Corporation.

Benefits and Features

- Scan Modes, Internal Averaging, and Internal Clock
- 16-Entry First-In/First-Out (FIFO)
- SampleSet: User-Defined Channel Sequence with Maximum Length of 256
- Analog Multiplexer with True Differential Track/Hold
 - 16-/8-/4-Channel Single-Ended
 - 8-/4-/2-Channel Fully-Differential Pairs
 - 15-/8-/4-Channel Pseudo-Differential Relative to a Common Input
- Two Software-Selectable Bipolar Input Ranges
 - ±V_{REF+}/2, ±V_{REF+}
- Flexible Input Configuration Across All Channels
- High Accuracy
 - ±1 LSB INL, ±1 LSB DNL, No Missing Codes Over Temperature Range
- 70dB SINAD Guaranteed at 250kHz Input Frequency
- 1.5V to 3.6V Wide Range I/O Supply
 - Allows the Serial Interface to Connect Directly to 1.8V, 2.5V, or 3.3V Digital Systems
- 2.35V to 3.6V Supply Voltage
- Longer Battery Life for Portable Applications
 - · Low Power
 - 5.4mW at 1Msps with 3V Supplies
 - 2µA Full-Shutdown Current
- External Differential Reference (1V to V_{DD})
- 16MHz, 3-Wire SPI-/QSPI-/MICROWIRE-/DSP-Compatible Serial Interface
- Wide -40°C to +125°C Operation
- Space-Saving, 28-Pin, 5mm x 5mm TQFN Packages
- 1Msps Conversion Rate, No Pipeline Delay
- 12-/10-/8-Bit Resolution
- AECQ-100 Qualified Variant Available (MAX11128ATI/V+)

Applications

- High-Speed Data Acquisition Systems
- High-Speed Closed-Loop Systems
- Industrial Control Systems
- Medical Instrumentation
- Battery-Powered Instruments
- Portable Systems

Ordering Information appears at end of data sheet.



Absolute Maximum Ratings

V _{DD} to GND0.3V to +4V	Continuous Power Dissipation (T _A = +70°C)
OVDD, AIN0-AIN13, CNVST/AIN14, REF+, REF-/AIN15	TQFN (derate 34.4mW/°C above +70°C)2758mW
to GND0.3V to the lower of (V _{DD} + 0.3V) and +4V	Operating Temperature Range40°C to +125°C
CS, SCLK, DIN, DOUT, EOC TO GND0.3V to the Lower of	Junction Temperature+150°C
(V _{OVDD} + 0.3V) and +4V	Storage Temperature Range65°C to +150°C
DGND to GND0.3V to +0.3V	Lead Temperature (soldering, 10s)+300°C
Input/Output Current (all pins)50mA	Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Thermal Characteristics (Note 1)

TQFN

Junction-to-Ambient Thermal Resistance (θ_{JA}).......29°C/W Junction-to-Case Thermal Resistance (θ_{JC}).......2°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics (MAX11122/MAX11125/MAX11128)

 $(V_{DD}$ = 2.35V to 3.6V, V_{OVDD} = 1.5V to 3.6V, f_{SAMPLE} = 1Msps, f_{SCLK} = 16MHz, 50% duty cycle, V_{REF+} = V_{DD} , T_A = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY (Notes 3 and 4)	•					
Resolution	RES	12 bit	12			Bits
Internal Namina suite	INL				±1.0	LSB
Integral Nonlinearity	IINL	MAX11128ATI/V+			±1.2	LSB
Differential Nonlinearity	DNL	No missing codes			±1.0	LSB
Offset Error				0.7	±2.5	LSB
Gain Error		(Note 5)		-0.5	±4.0	LSB
Offset Error Temperature Coefficient	OE _{TC}			±2		ppm/°C
Gain Temperature Coefficient	GE _{TC}			±0.8		ppm/°C
Channel-to-Channel Offset Matching				±0.5		LSB
Line Rejection	PSR	(Note 6)		±0.4	±1.5	LSB/V
DYNAMIC PERFORMANCE (250	kHz, input s	ine wave) (Notes 3 and 7)				
Signal-to-Noise Plus Distortion	SINAD		70	72.5		dB
Signal-to-Noise Ratio	SNR		70	72.6		dB
Total Harmonic Distortion (Up to the 5th Harmonic)	THD			-87	-78	dB
Spurious-Free Dynamic Range	SFDR		79	88		dB
Intermodulation Distortion	IMD	f ₁ = 249.878kHz, f ₂ = 219.97kHz		-85		dB

Electrical Characteristics (MAX11122/MAX11125/MAX11128) (continued)

 $(V_{DD}=2.35 V\ to\ 3.6 V,\ V_{OVDD}=1.5 V\ to\ 3.6 V,\ f_{SAMPLE}=1 Msps,\ f_{SCLK}=16 MHz,\ 50\%\ duty\ cycle,\ V_{REF+}=V_{DD},\ T_{A}=-40 ^{\circ}C\ to\ +125 ^{\circ}C,\ unless\ otherwise\ noted.$ Typical values are at $T_{A}=+25 ^{\circ}C.$) (Note 2)

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
Full Day of Day Latitu		-3dB			50		N 41 1-
Full-Power Bandwidth		-0.1dB			7.5		MHz
Full-Linear Bandwidth		SINAD > 70	dB		1.5		MHz
Crosstalk		sine wave in being sample 219.97kHz s	v full scale of 249.878kHz put to the channel ed, apply full-scale ine wave signal to all 15 input channels		-88		dB
CONVERSION RATE							
Power-Up Time	t _{PU}	Conversion	cycle, external clock			2	Cycles
Acquisition Time	t _{ACQ}				156		ns
		Internally clo	ocked (Note 8)		5.9		μs
Conversion Time	t _{CONV}	Externally cl	ocked, f _{SCLK} = 16MHz, ote 8)	1000			ns
External Clock Frequency	f _{SCLK}			0.16		16	MHz
Aperture Delay					8		ns
Aperture Jitter		RMS			30		ps
ANALOG INPUT	1	•				'	
		Unipolar (sin differential)	gle-ended and pseudo	0		V _{REF+}	
Input Voltage Range	V _{INA}	Bipolar	RANGE bit set to 0	-V _{REF+} /2		V _{REF+} /2	V
		(Note 9)	RANGE bit set to 1	-V _{REF+}		V _{REF+}	
Absolute Input Voltage Range		AIN+, AIN- r	elative to GND	-0.1		V _{REF+} + 0.1	V
Static Input Leakage Current	I _{ILA}	V _{AIN} = V _{DE}	o, GND		-0.1	±1.5	μA
			During acquisition time, RANGE bit = 0 (Note 10)		15		_
Input Capacitance	C _{AIN}	During acqu RANGE bit =	isition time, = 1 (Note 10)		7.5		pF
EXTERNAL REFERENCE INPUT	· 「						
REF- Input Voltage Range	V _{REF-}			-0.3		+1	V
REF+ Input Voltage Range	V _{REF+}			1		V _{DD} + 50mV	٧
DEE: 1 10		V _{REF+} = 2.5V, f _{SAMPLE} = 1Msps			36.7		
REF+ Input Current	I _{REF+}	V _{REF+} = 2.5	V _{REF+} = 2.5V, f _{SAMPLE} = 0		0.1		μA

Electrical Characteristics (MAX11122/MAX11125/MAX11128) (continued)

 $(V_{DD}=2.35 V\ to\ 3.6 V,\ V_{OVDD}=1.5 V\ to\ 3.6 V,\ f_{SAMPLE}=1 Msps,\ f_{SCLK}=16 MHz,\ 50\%\ duty\ cycle,\ V_{REF+}=V_{DD},\ T_{A}=-40 ^{\circ}C\ to\ +125 ^{\circ}C,\ unless\ otherwise\ noted.$ Typical values are at $T_{A}=+25 ^{\circ}C.$) (Note 2)

PARAMETER	SYMBOL	СО	NDITIONS	MIN	TYP	MAX	UNITS	
DIGITAL INPUTS (SCLK, DIN, CS	, CNVST)	•		•		·		
Input Voltage Low	V _{IL}					V _{OVDD} × 0.25	V	
Input Voltage High	V _{IH}			V _{OVDD} × 0.75			V	
Input Hysteresis	V _{HYST}				V _{OVDD} × 0.15		mV	
Input Leakage Current	I _{IN}	$V_{AIN} = 0V \text{ or } V$	/ _{DD}		±0.09	±1.0	μA	
Input Capacitance	C _{IN}				3		pF	
DIGITAL OUTPUTS (DOUT, EOC)								
Output Voltage Low	V _{OL}	I _{SINK} = 200μA				V _{OVDD} × 0.15	V	
Output Voltage High	V _{OH}	I _{SOURCE} = 200	μA	V _{OVDD} × 0.85			V	
Three-State Leakage Current	ΙL	CS = V _{DD}			-0.3	±1.5	μA	
Three-State Output Capacitance	C _{OUT}	CS = V _{DD}			4		pF	
POWER REQUIREMENTS								
Positive Supply Voltage	V_{DD}			2.35	3.0	3.6	V	
Digital I/O Supply Voltage	V _{OVDD}			1.5	3.0	3.6	V	
		f _{SAMPLE} = 1Ms	sps		1.8	2.5		
Positive Supply Current	I _{DD}	f _{SAMPLE} = 0 (1	Msps devices)		1		mA	
		Full shutdown			0.0015	0.006		
		Normal mode (external	V _{DD} = 3V, f _{SAMPLE} = 1Msps		5.4			
		reference)	V _{DD} = 2.35V, f _{SAMPLE} = 1Msps		3.8		\A/	
Power Dissipation		Auto Ot Il-	V _{DD} = 3V, f _{SAMPLE} = 1Msps		2.6		mW	
		AutoStandby	V _{DD} = 2.35V, f _{SAMPLE} = 1Msps		1.6			
	Full/ V		V _{DD} = 3V		4.5		\^/	
		AutoShutdown	V _{DD} = 2.35V		2.1		μW	

Electrical Characteristics (MAX11122/MAX11125/MAX11128) (continued)

 $(V_{DD} = 2.35V \text{ to } 3.6V, V_{OVDD} = 1.5V \text{ to } 3.6V, f_{SAMPLE} = 1 \text{Msps}, f_{SCLK} = 16 \text{MHz}, 50\% \text{ duty cycle}, V_{REF+} = V_{DD}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, unless otherwise noted. Typical values are at <math>T_A = +25^{\circ}\text{C}$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
TIMING CHARACTERISTICS (Fig	ure 1) (Note	11)					
SCLK Clock Period	t _{CP}	Externally c	Externally clocked conversion				ns
SCLK Duty Cycle	t _{CH}			40		60	%
SCLK Fall to DOUT Transition		C _{LOAD} =	V _{OVDD} = 1.5V to 2.35V	4		16.5	
SCLK Fall to DOOT Transition	t _{DOT}	10pF	V _{OVDD} = 2.35V to 3.6V	4		15	ns
16th SCLK Fall to DOUT Disable	t _{DOD}	C _{LOAD} = 10	pF, channel ID on			15	ns
14th SCLK Fall to DOUT Disable		C _{LOAD} = 10	pF, channel ID off			16	ns
SCLK Fall to DOUT Enable	t _{DOE}	C _{LOAD} = 10)pF			14	ns
DIN to SCLK Rise Setup	t _{DS}			4			ns
SCLK Rise to DIN Hold	t _{DH}			1			ns
CS Fall to SCLK Fall Setup	tcss			4			ns
SCLK Fall to CS Fall Hold	tcsH			1			ns
CNVST Pulse Width	t _{CSW}	See Figure	6	5			ns
CS or CNVST Rise to EOC Low (Note 7)	tCNV_INT	See Figure	7, f _{SAMPLE} = 1Msps		5.3	6.2	μs
CS Pulse Width	t _{CSBW}			5			ns

Electrical Characteristics (MAX11121/MAX11124/MAX11127)

 $(V_{DD}$ = 2.35V to 3.6V, V_{OVDD} = 1.5V to 3.6V, f_{SAMPLE} = 1Msps, f_{SCLK} = 16MHz, 50% duty cycle, V_{REF+} = V_{DD} , V_{A} = -40°C to +125°C, unless otherwise noted. Typical values are at V_{A} = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY (Notes 3 and 4)						
Resolution	RES	10 bit	10			Bits
Integral Nonlinearity	INL				±0.4	LSB
Differential Nonlinearity	DNL	No missing codes			±0.4	LSB
Offset Error				0.5	±1.0	LSB
Gain Error		(Note 5)		-0.2	±1.1	LSB
Offset Error Temperature Coefficient	OE _{TC}			±2		ppm/°C
Gain Temperature Coefficient	GE _{TC}			±0.8		ppm/°C
Channel-to-Channel Offset Matching				±0.5		LSB
Line Rejection	PSR	(Note 6)		±0.1	±0.3	LSB/V

Electrical Characteristics (MAX11121/MAX11124/MAX11127) (continued)

 $(V_{DD}=2.35 V\ to\ 3.6 V,\ V_{OVDD}=1.5 V\ to\ 3.6 V,\ f_{SAMPLE}=1 Msps,\ f_{SCLK}=16 MHz,\ 50\%\ duty\ cycle,\ V_{REF+}=V_{DD},\ T_{A}=-40 ^{\circ}C\ to\ +125 ^{\circ}C,\ unless\ otherwise\ noted.$ Typical values are at $T_{A}=+25 ^{\circ}C.$) (Note 2)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
DYNAMIC PERFORMANCE (250	kHz, input si	ne wave) (Notes	3 and 7)				
Signal-to-Noise Plus Distortion	SINAD			61	61.7		dB
Signal-to-Noise Ratio	SNR			61	61.7		dB
Total Harmonic Distortion (Up to the 5th Harmonic)	THD				-86	-76	dB
Spurious-Free Dynamic Range	SFDR			77	85		dB
Intermodulation Distortion	IMD	$f_1 = 249.878$ kHz,	f ₂ = 219.97kHz		-84		dB
Full Dower Bandwidth		-3dB			50		MHz
Full-Power Bandwidth		-0.1dB			7.5		MHz
Full-Linear Bandwidth		SINAD > 61dB			1.5		MHz
Crosstalk		channel being sa	-wave input to the mpled; apply full- sine wave signal to		-88		dB
CONVERSION RATE	•					<u> </u>	
Power-Up Time	t _{PU}	Conversion cycle	, external clock			2	Cycles
Acquisition Time	t _{ACQ}				156		ns
		Internally clocked	f _{SAMPLE} = 1Msps (Note 8)		5.9		μs
Conversion Time	tCONV	Externally clocke 16 cycles (Note 8	d, f _{SCLK} = 16MHz, 3)	1000			ns
External Clock Frequency	fSCLK			0.16		16	MHz
Aperture Delay					8		ns
Aperture Jitter		RMS			30		ps
ANALOG INPUT							
	.,	Unipolar (single-e	ended and pseudo	0		V _{REF+}	.,
Input Voltage Range	V _{INA}		RANGE bit set to 0	-V _{REF+} /2		+V _{REF+} /2	V
		Bipolar (Note 9)	RANGE bit set to 1	-V _{REF+}		+V _{REF+}	
Absolute Input Voltage Range		AIN+, AIN- relativ	re to GND	-0.1		V _{REF+} + 0.1	V
Static Input Leakage Current	I _{ILA}	V _{AIN} _ = V _{DD} , GN	ID		-0.1		μA
		During acquisition	n time,		15		E
Input Capacitance	C _{AIN}	During acquisition time, RANGE bit = 1 (Note 10)			7.5		pF

Electrical Characteristics (MAX11121/MAX11124/MAX11127) (continued)

 $(V_{DD}=2.35 V\ to\ 3.6 V,\ V_{OVDD}=1.5 V\ to\ 3.6 V,\ f_{SAMPLE}=1 Msps,\ f_{SCLK}=16 MHz,\ 50\%\ duty\ cycle,\ V_{REF+}=V_{DD},\ T_{A}=-40 ^{\circ}C\ to\ +125 ^{\circ}C,\ unless\ otherwise\ noted.$ Typical values are at $T_{A}=+25 ^{\circ}C.$) (Note 2)

PARAMETER	SYMBOL	COI	NDITIONS	MIN	TYP	MAX	UNITS
EXTERNAL REFERENCE INPUT	•			<u>'</u>			
REF- Input Voltage Range	V _{REF-}			-0.3		+1	V
REF+ Input Voltage Range	V _{REF+}			1		V _{DD} + 50mV	V
DEE: 1		V _{REF+} = 2.5V, f	SAMPLE = 1Msps		36.7		μA
REF+ Input Current	I _{REF+}	V _{REF+} = 2.5V, f	SAMPLE = 0		0.1		μΑ
DIGITAL INPUTS (SCLK, DIN, CS	, CNVST)						
Input Voltage Low	V _{IL}					V _{OVDD} × 0.25	V
Input Voltage High	V _{IH}			V _{OVDD} × 0.75			V
Input Hysteresis	V _{HYST}				V _{OVDD} × 0.15		mV
Input Leakage Current	I _{IN}	V _{AIN} _ = 0V or V	V _{AIN} _ = 0V or V _{DD}		±0.09		μΑ
Input Capacitance	C _{IN}				3		pF
DIGITAL OUTPUTS (DOUT, \overline{EOC})							
Output Voltage Low	V _{OL}	I _{SINK} = 200μA				V _{OVDD} × 0.15	V
Output Voltage High	V _{OH}	I _{SOURCE} = 200µA		V _{OVDD} × 0.85			٧
Three-State Leakage Current	ΙL	CS = V _{DD}			-0.3		μA
Three-State Output Capacitance	C _{OUT}	CS = V _{DD}			4		pF
POWER REQUIREMENTS							
Positive Supply Voltage	V_{DD}			2.35	3.0	3.6	V
Digital I/O Supply Voltage	V _{OVDD}			1.5	3.0	3.6	V
		f _{SAMPLE} = 1Ms	ps		1.8	2.5	
Positive Supply Current	I _{DD}	f _{SAMPLE} = 0 (11	Msps devices)		1		mA
		Full shutdown			0.0015	0.006	
		Normal mode	V _{DD} = 3V, f _{SAMPLE} = 1Msps		5.4		
		(external reference)	V _{DD} = 2.35V, f _{SAMPLE} = 1Msps		3.8		\^/
Power Dissipation		A. da Ota a dh	V _{DD} = 3V, f _{SAMPLE} = 1Msps		2.6		mW
		AutoStandby	V _{DD} = 2.35V, f _{SAMPLE} = 1Msps		1.6		
		Full/	V _{DD} = 3V		4.5		
			V _{DD} = 2.35V		2.1	-	μW

Electrical Characteristics (MAX11121/MAX11124/MAX11127) (continued)

 $(V_{DD}$ = 2.35V to 3.6V, V_{OVDD} = 1.5V to 3.6V, f_{SAMPLE} = 1Msps, f_{SCLK} = 16MHz, 50% duty cycle, V_{REF+} = V_{DD} , V_{A} = -40°C to +125°C, unless otherwise noted. Typical values are at V_{A} = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
TIMING CHARACTERISTICS (Fig	ure 1) (Note	11)					
SCLK Clock Period	t _{CP}	Externally	Externally clocked conversion				ns
SCLK Duty Cycle	t _{CH}			40		60	%
SCLK Fall to DOUT Transition	toot	C _{LOAD} =	V _{OVDD} = 1.5V to 2.35V	4		16.5	ns
SCENT all to DOOT Transition	tDOT	10pF	V _{OVDD} = 2.35V to 3.6V	4		15	115
16th SCLK Fall to DOUT Disable	t _{DOD}	C _{LOAD} = 1	0pF, channel ID on			15	ns
14th SCLK Fall to DOUT Disable		C _{LOAD} = 1	0pF, channel ID off			16	ns
SCLK Fall to DOUT Enable	t _{DOE}	C _{LOAD} = 1	0pF			14	ns
DIN to SCLK Rise Setup	t _{DS}			4			ns
SCLK Rise to DIN Hold	t _{DH}			1			ns
CS Fall to SCLK Fall Setup	t _{CSS}			4			ns
SCLK Fall to CS Fall Hold	t _{CSH}			1			ns
CNVST Pulse Width	t _{CSW}	See Figure	6	5			ns
CS or CNVST Rise to EOC Low (Note 8)	tCNV_INT	See Figure	7, f _{SAMPLE} = 1Msps		5.3	6.2	μs
CS Pulse Width	t _{CSBW}			5			ns

Electrical Characteristics (MAX11120/MAX11123/MAX11126)

 $(V_{DD}$ = 2.35V to 3.6V, V_{OVDD} = 1.5V to 3.6V, f_{SAMPLE} = 1Msps, f_{SCLK} = 16MHz, 50% duty cycle, V_{REF+} = V_{DD} , T_A = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY (Notes 3 and 4))					
Resolution	RES	8 bit	8			Bits
Integral Nonlinearity	INL			±0.02	±0.15	LSB
Differential Nonlinearity	DNL	No missing codes		±0.02	±0.15	LSB
Offset Error				0.5	±0.7	LSB
Gain Error		(Note 5)		-0.03	±0.3	LSB
Offset Error Temperature Coefficient	OE _{TC}			±2		ppm/°C
Gain Temperature Coefficient	GE _{TC}			±0.8		ppm/°C
Channel-to-Channel Offset Matching				±0.5		LSB
Line Rejection	PSR	(Note 6)		+0.03	±0.1	LSB/V

Electrical Characteristics (MAX11120/MAX11123/MAX11126) (continued)

 $(V_{DD}=2.35 V\ to\ 3.6 V,\ V_{OVDD}=1.5 V\ to\ 3.6 V,\ f_{SAMPLE}=1 Msps,\ f_{SCLK}=16 MHz,\ 50\%\ duty\ cycle,\ V_{REF+}=V_{DD},\ T_{A}=-40 ^{\circ}C\ to\ +125 ^{\circ}C,\ unless\ otherwise\ noted.$ Typical values are at $T_{A}=+25 ^{\circ}C.$) (Note 2)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
DYNAMIC PERFORMANCE (250	kHz, input si	ne wave) (Notes	3 and 7)				
Signal-to-Noise Plus Distortion	SINAD			49	49.6		dB
Signal-to-Noise Ratio	SNR			49	49.6		dB
Total Harmonic Distortion (Up to the 5th Harmonic)	THD				-77	-66	dB
Spurious-Free Dynamic Range	SFDR			63	69		dB
Intermodulation Distortion	IMD	f ₁ = 249.878kHz,	f ₂ = 219.97kHz		-75		dB
Full Davier Dandwidth		-3dB			50		MHz
Full-Power Bandwidth		-0.1dB			7.5		MHz
Full-Linear Bandwidth		SINAD > 49dB			1.5		MHz
Crosstalk		249.878kHz sine channel being sa scale 219.97kHz	5dB below full-scale of 9.878kHz sine-wave input to the annel being sampled; apply full- le 219.97kHz sine wave signal to 15 nonselected input channels				dB
CONVERSION RATE	•						
Power-Up Time	t _{PU}	Conversion cycle	, external clock		,	2	Cycles
Acquisition Time	t _{ACQ}				156		ns
	t	Internally clocked	f _{SAMPLE} = 1Msps (Note 8)		5.9		μs
Conversion Time	tCONV	Externally clocke 16 cycles (Note 8	d, f _{SCLK} = 16MHz,	1000			ns
External Clock Frequency	fSCLK			0.16		16	MHz
Aperture Delay					8		ns
Aperture Jitter		RMS			30		ps
ANALOG INPUT							
January College Design		Unipolar (single-e	ended and pseudo	0		V _{REF+}	M
Input Voltage Range	V _{INA}	Discolor (Note O)	RANGE bit set to 0	-V _{REF+} /2		+V _{REF+} /2	V
		Bipolar (Note 9)	RANGE bit set to 1	-V _{REF+}		+V _{REF+}	
Absolute Input Voltage Range		AIN+, AIN- relative to GND		-0.1		V _{REF+} + 0.1	V
Static Input Leakage Current	I _{ILA}	V _{AIN} = V _{DD} , GN	ID		-0.1		μA
January Construction		During acquisition time, RANGE bit = 0 (Note 10)			15		
Input Capacitance	C _{AIN}	During acquisition RANGE bit = 1 (N			7.5		pF

Electrical Characteristics (MAX11120/MAX11123/MAX11126) (continued)

 $(V_{DD}=2.35 V\ to\ 3.6 V,\ V_{OVDD}=1.5 V\ to\ 3.6 V,\ f_{SAMPLE}=1 Msps,\ f_{SCLK}=16 MHz,\ 50\%\ duty\ cycle,\ V_{REF+}=V_{DD},\ T_{A}=-40 ^{\circ}C\ to\ +125 ^{\circ}C,\ unless\ otherwise\ noted.$ Typical values are at $T_{A}=+25 ^{\circ}C.$) (Note 2)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
EXTERNAL REFERENCE INPUT				'			
REF- Input Voltage Range	V _{REF-}			-0.3		+1	V
REF+ Input Voltage Range	V _{REF+}			1		V _{DD} + 50mV	V
DEE: In-out Oursell		V _{REF+} = 2.5V, f _S	SAMPLE = 1Msps		36.7		μA
REF+ Input Current	I _{REF+}	V _{REF+} = 2.5V, f _S			0.1		μA
DIGITAL INPUTS (SCLK, DIN, CS	, CNVST)						
Input Voltage Low	V _{IL}					V _{OVDD} × 0.25	V
Input Voltage High	V _{IH}			V _{OVDD} × 0.75			V
Input Hysteresis	V _{HYST}				V _{OVDD} × 0.15		mV
Input Leakage Current	I _{IN}	V_{AIN} = 0V or V_{I}	OD		±0.09		μA
Input Capacitance	C _{IN}				3		pF
DIGITAL OUTPUTS (DOUT, \overline{EOC})							
Output Voltage Low	V _{OL}	I _{SINK} = 200μA	I _{SINK} = 200μA			V _{OVDD} × 0.15	V
Output Voltage High	V _{OH}	I _{SOURCE} = 200μA		V _{OVDD} × 0.85			V
Three-State Leakage Current	ΙL	CS = V _{DD}			-0.3		μA
Three-State Output Capacitance	C _{OUT}	CS = V _{DD}			4		pF
POWER REQUIREMENTS							
Positive Supply Voltage	V_{DD}			2.35	3.0	3.6	V
Digital I/O Supply Voltage	V _{OVDD}			1.5	3.0	3.6	V
		f _{SAMPLE} = 1Msp	os		1.8	2.5	
Positive Supply Current	I_{DD}	f _{SAMPLE} = 0			1.0		mA
		Full shutdown			0.0015	0.006	
		Normal mode	V _{DD} = 3V, f _{SAMPLE} = 1Msps		5.4		
		(external reference)	V _{DD} = 2.35V, f _{SAMPLE} = 1Msps		3.8		\A/
Power Dissipation		Auto Ctor-Iller	V _{DD} = 3V, f _{SAMPLE} = 1Msps		2.6		mW
		AutoStandby	V _{DD} = 2.35V, f _{SAMPLE} = 1Msps		1.6		
		Full/ $V_{DD} = 3V$			4.5		
		AutoShutdown	V _{DD} = 2.35V		2.1		μW

Electrical Characteristics (MAX11120/MAX11123/MAX11126) (continued)

 $(V_{DD} = 2.35V \text{ to } 3.6V, V_{OVDD} = 1.5V \text{ to } 3.6V, f_{SAMPLE} = 1 \text{Msps}, f_{SCLK} = 16 \text{MHz}, 50\% \text{ duty cycle}, V_{REF+} = V_{DD}, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, unless otherwise noted. Typical values are at <math>T_A = +25^{\circ}\text{C}$.) (Note 2)

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
TIMING CHARACTERISTICS (Fig	ure 1) (Note	11)					
SCLK Clock Period	t _{CP}	Externally of	clocked conversion	62.4			ns
SCLK Duty Cycle	t _{CH}			40		60	%
SCLK Fall to DOUT Transition	4	C _{LOAD} =	V _{OVDD} = 1.5V to 2.35V	4		16.5	
SCLK Fail to DOUT Transition	t _{DOT}	10pF	V _{OVDD} = 2.35V to 3.6V	4		15	ns
16th SCLK Fall to DOUT Disable	t _{DOD}	C _{LOAD} = 10	OpF, channel ID on			15	ns
14th SCLK Fall to DOUT Disable		C _{LOAD} = 10	OpF, channel ID off			16	ns
SCLK Fall to DOUT Enable	t _{DOE}	C _{LOAD} = 10	OpF			14	ns
DIN to SCLK Rise Setup	t _{DS}			4			ns
SCLK Rise to DIN Hold	t _{DH}			1			ns
CS Fall to SCLK Fall Setup	t _{CSS}			4			ns
SCLK Fall to CS Fall Hold	tcsH			1			ns
CNVST Pulse Width	t _{CSW}	See Figure	6	5			ns
CS or CNVST Rise to EOC Low (Note 8)	tCNV_INT	See Figure	7, f _{SAMPLE} = 1Msps		5.3	6.2	μs
CS Pulse Width	t _{CSBW}			5			ns

- Note 2: Limits are 100% production tested at T_A = +25°C. Limits over the operating temperature range are guaranteed by design.
- Note 3: Channel ID disabled.
- Note 4: Tested in single-ended mode.
- Note 5: Offset nulled.
- Note 6: Line rejection $\Delta(D_{OUT})$ with V_{DD} = 2.35V to 3.6V and V_{REF+} = 2.35V.
- Note 7: Tested and guaranteed with fully differential input.
- Note 8: Conversion time is defined as the number of clock cycles multiplied by the clock period with a 50% duty cycle. Maximum conversion time: 4.73µs + N x 16 x TOSC_MAX.

 TOSC MAX = 88.2ns, TOSC TYP = 75ns.
- Note 9: The operational input voltage range for each individual input of a differentially configured pair is from V_{DD} to GND. The operational input voltage difference is from -V_{REF+}/2 to +V_{REF+}/2 or -V_{REF+} to +V_{REF+}.
- Note 10: See Figure 3 (Equivalent Input Circuit).
- Note 11: Guaranteed by characterization.





Figure 1. Detailed Serial-Interface Timing Diagram


Typical Operating Characteristics

(MAX11122ATI+/MAX11125ATI+/MAX11128ATI+, $T_A = +25^{\circ}C$, unless otherwise noted.)




Typical Operating Characteristics (continued)


(MAX11122ATI+/MAX11125ATI+/MAX11128ATI+, $T_A = +25$ °C, unless otherwise noted.)





Typical Operating Characteristics (continued)

(MAX11122ATI+/MAX11125ATI+/MAX11128ATI+, $T_A = +25$ °C, unless otherwise noted.)











Pin Configuration



Pin Description

MAX11120 MAX11121 MAX11122 (4 CHANNEL)	MAX11123 MAX11124 MAX11125 (8 CHANNEL)	MAX11126 MAX11127 MAX11128 (16 CHANNEL)	NAME	FUNCTION
_	_	26, 27, 28, 1–11	AIN0– AIN13	Analog Inputs
_	26, 27, 28, 1–5	_	AIN0-AIN7	Analog Inputs
26, 27, 28, 1	_	_	AIN0-AIN3	Analog Inputs
2–11	6–11	<u> </u>	GND	Ground
_	_	12	CNVST/ AIN14	Active-Low Conversion Start Input/Analog Input 14
12	12	_	CNVST	Active-Low Conversion Start Input
_	_	13	REF-/ AIN15	External Differential Reference Negative Input /Analog Input 15
13	13	_	REF-	External Differential Reference Negative Input
14, 16	14, 16	14, 16	GND	Ground
15	15	15	REF+	External Positive Reference Input. Apply a reference voltage at REF+. Bypass to GND with a 0.47µF capacitor.
17, 18	17, 18	17, 18	V _{DD}	Power-Supply Input. Bypass to GND with a 10μF in parallel with a 0.1μF capacitors.
19	19	19	SCLK	Serial Clock Input. Clocks data in and out of the serial interface
20	20	20	<u>cs</u>	Active-Low Chip Select Input. When $\overline{\text{CS}}$ is low, the serial interface is enabled. When $\overline{\text{CS}}$ is high, DOUT is high impedance or three-state.
21	21	21	DIN	Serial Data Input. DIN data is latched into the serial interface on the rising edge of SCLK.
22	22	22	DGND	Digital I/O Ground
23	23	23	OVDD	Interface Digital Power-Supply Input. Bypass to GND with a 10µF in parallel with a 0.1µF capacitors.
24	24	24	DOUT	Serial Data Output. Data is clocked out on the falling edge of SCLK. When \overline{CS} is high, DOUT is high impedance or three-state.
25	25	25	EOC	End of Conversion Output. Data is valid after \overline{EOC} pulls low (Internal clock mode only).
_	_	_	EP	Exposed Pad. Connect EP directly to GND plane for guaranteed performance.

Functional Diagram



Detailed Description

The MAX11120–MAX11128 are 12-/10-/8-bit with external reference and industry-leading 1.5MHz, full linear bandwidth, high-speed, low-power, serial output successive-approximation register (SAR) analog-to-digital converters (ADC). These devices feature scan mode, internal averaging to increase SNR, and AutoShutdown.

The external clock mode features the SampleSet technology, a user-programmable analog input channel sequencer. The user may define and load a unique sequencing pattern into the ADC allowing both high- and low-frequency inputs to be converted without interface activity. This feature frees the controlling unit for other tasks while lowering overall system noise and power consumption.

The MAX11120-MAX11128 includes internal clock. The internal clock mode features an integrated FIFO, allow-

ing data to be sampled at high speed and then held for readout at any time or at a lower clock rate. Internal averaging is also supported in this mode improving SNR for noisy input signals. All input channels are configurable for single-ended, fully differential or pseudo-differential inputs in unipolar or bipolar mode. The MAX11120–MAX11128 operate from a 2.35V to 3.6V supply and consume only 5.4mW at 1Msps.

The MAX11120–MAX11128 include AutoShutdown, fast wake-up, and a high-speed 3-wire serial interface. The devices feature full power-down mode for optimal power management.

Data is converted from analog voltage sources in a variety of channel and data-acquisition configurations. Microprocessor (μ P) control is made easy through a 3-wire SPI-/QSPI-/MICROWIRE-compatible serial interface.

Input Bandwidth

The ADC's input-tracking circuitry features a 1.5MHz, small-signal, full-linear bandwidth to digitize high-speed transient events and measure periodic signals with bandwidths exceeding the ADC's sampling rate by using undersampling techniques. Anti-alias filtering of the input signals is necessary to avoid high-frequency signals aliasing into the frequency band of interest.

3-Wire Serial Interface

The MAX11120–MAX11128 feature a serial interface compatible with SPI/QSPI and MICROWIRE devices. For SPI/QSPI, ensure the CPU serial interface runs in master mode to generate the serial clock signal. Select the SCLK frequency of 16MHz or less, and set clock polarity (CPOL) and phase (CPHA) in the μ P control registers to the same value. The MAX11120–MAX11128 operate with SCLK idling high, and thus operate with CPOL = CPHA = 1.

Set $\overline{\text{CS}}$ low to latch input data at DIN on the rising edge of SCLK. Output data at DOUT is updated on the falling edge of SCLK. A high-to-low transition on CS samples the analog inputs and initiates a new frame. A frame is defined as the time between two falling edges of \overline{CS} . There is a minimum of 16 bits per frame. The serial data input, DIN, carries data into the control registers clocked in by the rising edge of SCLK. The serial data output, DOUT, delivers the conversion results and is clocked out by the falling edge of SCLK. DOUT is a 16-bit data word containing a 4-bit channel address, followed by a 12-bit conversion result led by the MSB when CHAN ID is set to 1 in the ADC Mode Control register (Figure 2a). In this mode, keep the clock high for at least one full SCLK period before the CS falling edge to ensure best performance (Figure 2b). When CHAN ID is set to 0 (external clock mode only), the 16-bit data word includes a leading zero and the 12-bit conversion result is followed by 3 trailing zeros (Figure 2c). In the 10-bit ADC, the last 2 LSBs are set to 0. In the 8-bit ADC, the last 4 LSBs are set to 0.




Figure 2a. External Clock Mode Timing Diagram with CHAN_ID=1




Figure 2b. External Clock Mode Timing Diagram with CHAN_ID=1 for Best Performance




Figure 2c. External Clock Timing Diagram with CHAN_ID=0

Single-Ended, Differential, and Pseudo-Differential Input

The MAX11120–MAX11128 include up to 16 analog input channels that can be configured to 16 single-ended inputs, 8 fully differential pairs, or 15 pseudo-differential inputs with respect to one common input (REF-/AIN15 is the common input).

The analog input range is 0V to V_{REF+} in single-ended and pseudo-differential mode (unipolar) and $\pm V_{REF+}/2$ or $\pm V_{REF+}$ in fully differential mode (bipolar) depending on the RANGE register settings. See Table 7 for the RANGE register setting.

Unipolar mode sets the differential input range from 0 to V_{REF+} . If the positive analog input swings below the negative analog input in unipolar mode, the digital output code is zero. Selecting bipolar mode sets the differential input range to $\pm V_{REF+}/2$ or $\pm V_{REF+}$ depending on the RANGE register settings (Table 7).

In single-ended mode, the ADC always operates in unipolar mode. The analog inputs are internally referenced to GND with a full-scale input range from 0 to V_{REF+} . Single-ended conversions are internally referenced to GND (Figure 3).

The MAX11120–MAX11128 feature 15 pseudo differential inputs by setting the PDIFF_COM bits in the Unipolar register to 1 (Table 10). The 15 analog input signals inputs are referenced to a DC signal applied to the REF-/AIN15.




Figure 3. Equivalent Input Circuit

Fully Differential Reference (REF+, REF-)

When the reference is used in fully differential mode (REFSEL = 1), the full-scale range is set by the difference between REF+ and REF-. The output clips if the input signal surpasses this reference range.

ADC Transfer Function

The output format of the MAX11120–MAX11128 is straight binary in unipolar mode and two's complement in bipolar mode. The code transitions midway between successive integer LSB values, such as 0.5 LSB, 1.5 LSB. Figure 4 and Figure 5 show the unipolar and bipolar transfer function, respectively. Output coding is binary, with 1 LSB = VREF+/4096.




Figure 4. Unipolar Transfer Function for 12-Bit Resolution

Internal FIFO

The MAX11120–MAX11128 contain a FIFO buffer that can hold up to 16 ADC results. This allows the ADC to handle multiple internally clocked conversions without tying up the serial bus. If the FIFO is filled and further conversions are requested without reading from the FIFO, the oldest ADC results are overwritten by the new ADC results. Each result contains 2 bytes, with the MSB preceded by four leading channel address bits. After each falling edge of $\overline{\text{CS}}$, the oldest available byte of data is available at DOUT. When the FIFO is empty, DOUT is zero.

External Clock

In external clock mode, the analog inputs are sampled at the falling edge of \overline{CS} . Serial clock (SCLK) is used to perform the conversion. The sequencer reads in the channel to be converted from the serial data input (DIN) at each frame. The conversion results are sent to the serial output (DOUT) at the next frame.

Internal Clock

The MAX11120–MAX11128 operate from an internal oscillator, which is accurate within ±15% of the 13.33MHz nominal clock rate. Request internally timed conversions by writing the appropriate sequence to the ADC Mode




Figure 5. Bipolar Transfer Function for 12-Bit Resolution

Control register (Table 2). The wake-up, acquisition, conversion, and shutdown sequences are initiated through CNVST and are performed automatically using the internal oscillator. Results are added to the internal FIFO.

With $\overline{\text{CS}}$ high, initiate a scan by setting $\overline{\text{CNVST}}$ low for at least 5ns before pulling it high (Figure 6). Then, the MAX11120–MAX11128 wake up, scan all requested channels, store the results in the FIFO, and shut down. After the scan is complete, $\overline{\text{EOC}}$ is pulled low and the results are available in the FIFO. Wait until $\overline{\text{EOC}}$ goes low before pulling $\overline{\text{CS}}$ low to communicate with the serial interface. $\overline{\text{EOC}}$ stays low until $\overline{\text{CS}}$ or $\overline{\text{CNVST}}$ is pulled low again. Do not initiate a second $\overline{\text{CNVST}}$ before $\overline{\text{EOC}}$ goes low; otherwise, the FIFO may become corrupted.

Alternatively, set SWCNV to 1 in the ADC Mode Control register to initiate conversions with $\overline{\text{CS}}$ rising edge instead of cycling $\overline{\text{CNVST}}$ (Table 2). For proper operation, $\overline{\text{CS}}$ must be held low for 17 clock cycles to guarantee that the device interprets the SWCNV setting. A delay is initiated at the rising edge of $\overline{\text{CS}}$ and the conversion is started when the delay times out. Upon completing the conversion, this bit is reset to 0 (Figure 7). Apply a soft reset when changing from internal to external clock mode: RESET[1:0] = 10.




Figure 6. Internal Conversions with CNVST




Figure 7. Internal Conversions with SWCNV

Analog Input

The MAX11120–MAX11128 produce a digital output that corresponds to the analog input voltage as long as the analog inputs are within the specified operating range. Internal protection diodes confine the analog input voltage within the region of the analog power input rails (V $_{DD}$, GND) and allow the analog input voltage to swing from GND - 0.3V to V $_{DD}$ + 0.3V without damaging the device. Input voltages beyond GND - 0.3V and V $_{DD}$ + 0.3V forward bias the internal protection diodes. Limit the forward diode current to less than 50mA to avoid damage to the MAX11120–MAX11128.

ECHO

When writing to the ADC Configuration register, set ECHO to 1 in ADC Configuration register to echo back the configuration data onto DOUT at time n+1 (Figure 8, Table 6).

Scan Modes

The MAX11120–MAX11128 feature nine scan modes (Table 3).

Manual Mode

The next channel to be selected is identified in each SPI frame. The conversion results are sent out in the next frame. The manual mode works with the external clock only. The FIFO is unused.

Repeat Mode

Repeat scanning channel N for number of times and store all the conversion results in the FIFO. The number of scans is programmed in the ADC Configuration register. The repeat mode works with the internal clock only.

Custom_Int and Custom_Ext

In Custom_Int and Custom_Ext modes, the device scans preprogrammed channels in ascending order. The channels to be scanned in sequence are programmed in the

Custom Scan0 or Custom Scan1 registers. A new I/P MUX is selected every frame on the thirteenth falling edge of SCLK. Custom_Int works with the internal clock. Custom_Ext works with the external clock.

Standard_Int and Standard_Ext

In Standard_Int and Standard_Ext modes, the device scans channels 0 through N in ascending order where N is the last channel specified in the ADC Mode Control register. A new I/P MUX is selected every frame on the thirteenth falling edge of SCLK. Standard_Int works with the internal clock. Standard_Ext works with the external clock.

Upper_Int and Upper_Ext

In Upper_Int and Upper_Ext modes, the device scans channels N through 15/11/7/3 in ascending order where N is the first channel specified in the ADC Mode Control register. A new I/P MUX is selected every frame on the thirteenth falling edge of SCLK. Upper_Int works with the internal clock. Upper Ext works with the external clock.

SampleSet

The SampleSet mode of operation allows the definition of a unique channel sequence combination with maximum length of 256. SampleSet is supported only in the external clock mode. SampleSet is ideally suited for multichannel measurement applications where some analog inputs must be converted more often than others.

The SampleSet approach provides greater sequencing flexibility for multichannel applications while alleviating significant microcontroller or DSP (controlling unit) communication overhead. SampleSet technology allows the user to exploit available ADC input bandwidth without need for constant communication between the ADC and controlling unit. The user may define and load a unique sequencing pattern into the ADC allowing both high- and low-frequency inputs to be converted appropriately without interface activity. With the unique sequence loaded




Figure 8. Echo Back the Configuration Data

MAX11120-MAX11128

1Msps, Low-Power, Serial 12-/10-/8-Bit, 4-/8-/16-Channel ADCs

into ADC memory, the pattern may be repeated indefinitely or changed at any time.

For example, the maximum throughput of MAX11120–MAX11128 is 1Msps. Traditional ADC scan modes allow up to 16-channel conversions in ascending order. In this case, the effective throughput per channel is 1Msps/16 channel or 62.5ksps. The maximum input frequency that

the ADC can resolve (Nyquist Theorem) is 31.25kHz. If all 16 channels must be measured, with some channels having greater than 31.25kHz input frequency, the user must revert back to manual mode requiring constant communication on the serial interface. SampleSet technology solves this problem. Figure 9 provides a SampleSet usemodel example.




Figure 9. SampleSet Use-Model Example

Averaging Mode

In averaging mode, the device performs the specified number of conversions and returns the average for each requested result in the FIFO. The averaging mode works with internal clock only.

Scan Modes and Unipolar/Bipolar Setting

When the Unipolar or Bipolar registers are configured as pseudo-differential or fully differential, the analog input pairs are repeated in this automated mode. For example, if N is set to 15 to scan all 16 channels and all analog input pairs are configured for fully-differential conversion, the ADC converts the channels twice. In this case, the user may avoid dual conversions on input pairs by implementing Manual mode or using Custom_Int or Custom Ext scan modes.

Register Descriptions

The MAX11120–MAX11128 communicate between the internal registers and the external circuitry through the SPI-/QSPI-compatible serial interface. Table 1 details the register access and control. Table 2 through Table 14 detail the various functions and configurations.

For ADC mode control, set bit 15 of the register code identification to zero. The ADC Mode Control register determines when and under what scan condition the ADC operates.

To set the ADC data configuration, set the bit 15 of the register code identification to one.

Table 1. Register Access and Control

REGISTER NAME		REGISTER	DIN ≡ DATA INPUTS			
REGISTER NAME	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT [10:0]
ADC Mode Control	0	DIN	DIN	DIN	DIN	DIN
ADC Configuration	1	0	0	0	0	DIN
Unipolar	1	0	0	0	1	DIN
Bipolar	1	0	0	1	0	DIN
RANGE	1	0	0	1	1	DIN
Custom Scan0	1	0	1	0	0	DIN
Custom Scan1	1	0	1	0	1	DIN
SampleSet	1	0	1	1	0	DIN
Reserved. Do not use.	1	1	1	1	1	DIN

Table 2. ADC Mode Control Register

BIT NAME	BIT	DEFAULT STATE	FUNCTION				
REG_CNTL	15	0	Set to 0 to sele	ct the ADC Mode	e Control register		
SCAN[3:0]	14:11	0001	ADC Scan Con	trol register (Tab	le 3)		
CHSEL[3:0]	10:7	0000	Analog Input Channel Select register (Table 4). See Table 3 to determine which modes use CHSEL[3:0] for the channel scan instruction.				
			RESET1	RESET0	FUNCTION		
			0	0	No reset		
RESET[1:0]	6:5	00	0	1	Reset the FIFO only (resets to zero)		
			1	0	Reset all registers to default settings (includes FIFO)		
			1	1	Unused		

Table 2. ADC Mode Control Register (continued)

BIT NAME	ВІТ	DEFAULT STATE	FUNCTION
PM[1:0]	4:3	00	Power Management Modes (Table 5). In external clock mode, PM[1:0] selects between normal mode and various power-down modes of operation.
CHAN_ID	2	0	External Clock Mode. Channel address is always present in internal clock mode. Set to 1, DOUT is a 16-bit data word containing a 4-bit channel address, followed by a 12-bit conversion result led by the MSB.
SWCNV	1	0	Set to 1 to initiate conversions with the rising edge of $\overline{\text{CS}}$ instead of cycling $\overline{\text{CNVST}}$ (internal clock mode only). This bit is used for the internal clock mode only and must be reasserted in the ADC mode control, if another conversion is desired.
_	0	0	Unused

Table 3. ADC Scan Control

SCAN3	SCAN2	SCAN1	SCAN0	MODE NAME	FUNCTION
0	0	0	0	N/A	Continue to operate in the previously selected mode. Ignore data on bits [10:0]. This feature is provided so that DIN can be held low when no changes are required in the ADC Mode Control register. Bits [6:3, 1] can be still written without changing the scan mode properties.
					The next channel to be selected is identified in each SPI frame. The conversion results are sent out in the next frame.
0	0	0	1	Manual	Clock mode: External clock only
U			'	Iviariuai	Channel scan/sequence: Single channel per frame
					Channel selection: See Table 4, CHSEL[3:0]
					Averaging: No
					Scans channel N repeatedly. The FIFO stores 4, 8, 12, or 16 conversion results for channel N.
0	0	4	0	Danast	Clock mode: Internal clock only
U	0	'		Repeat	Channel scan/sequence: Single channel per frame
					Channel selection: See Table 4, CHSEL[3:0]
					Averaging: Yes
					Scans channels 0 through N. The FIFO stores N conversion results.
					Clock mode: Internal clock
0	0	1	1	Standard_Int	Channel scan/sequence: N channels in ascending order
					Channel selection: See Table 4, CHSEL[3:0] determines channel N
					Averaging: Yes

Table 3. ADC Scan Control (continued)

Scans channels 0 through N Clock mode: External clock Channel sear/sequence: N channels in ascending order Channel selection: See Table 4, CHSEL[3:0] determines channel N Averaging: No Scans channel N through the highest numbered channel. The FIFO stores X conversion results where: X = Channel 16-N 16-channel devices X = Channel 4-N 4-channel devices X = Channel 4-N 4-channel devices Clock mode: Internal clock Channel sear/sequence: Channel N through the highest numbered channel in ascending order Channel sear/sequence: Channel N through the highest numbered channel in ascending order Channel sear/sequence: Channel N through the highest numbered channel in ascending order Channel sear/sequence: Channel N through the highest numbered channel in ascending order Channel sear/sequence: Channel N through the highest numbered channel in ascending order Channel sear/sequence: Channel N through the highest numbered channel in ascending order Channel sear/sequence: Channel N through the highest numbered channel in ascending order Channel sear/sequence: Channel N through the highest numbered channel in ascending order Channel sear/sequence: Channel N through the highest numbered channel in ascending order Channel sear/sequence: Channel N through the highest numbered channel in ascending order Channel sear/sequence: Unique ascending order. The FIFO stores conversion results for this unique channel sequence. Clock mode: Internal clock Channel sear/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence	SCAN3	SCAN2	SCAN1	SCAN0	MODE NAME	FU	NCTION			
Channel scan/sequence: N channels in ascending order Channel selection: See Table 4, CHSEL[3:0] determines channel N Averaging: No Scans channel N through the highest numbered channel. The FIFO stores X conversion results where: X = Channel 16-N X = Channel devices X = Channel devices X = Channel devices Channel scan/sequence: Channel devices Channel selection: See Table 4, CHSEL[3:0] determines channel in ascending order Channel selection: See Table 4, CHSEL[3:0] determines channel N Averaging: Yes Scans channel N through the highest numbered channel in ascending order Channel selection: See Table 4, CHSEL[3:0] determines channel N Averaging: Yes Scans channel N through the highest numbered channel in ascending order Channel selection: See Table 4, CHSEL[3:0] determines channel N Averaging: No 1 1 1 1 1 Custom_Int Custom						Scans channels 0 through N				
Channel selection: See Table 4, CHSEL[3:0] determines channel N Averaging: No Scans channel N through the highest numbered channel. The FIFO stores X conversion results where: X = Channel 16-N 16-channel devices X = Channel 4-N 4-channel devices X = Channel 4-N 4-channel devices X = Channel 4-N 4-channel devices Channel scan/sequence: Channel N through the highest numbered channel in ascending order Channel searchines are search and through the highest numbered channel in ascending order Channel searchines channel N through the highest numbered channel in ascending order Channel scan/sequence: Channel N through the highest numbered channel in ascending order Channel scan/sequence: Channel N through the highest numbered channel in ascending order Channel selection: See Table 4, CHSEL[3:0] determines channel N Averaging: No Scans preprogrammed channels in ascending order. The FIFO stores conversion results for this unique channel sequence. Clock mode: Internal clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register Averaging: Yes Scans preprogrammed channels in ascending order Clock mode: External clock Channel scan/sequence: Unique ascending order Clock mode: External clock Channel scan/sequence: Unique ascending order Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel sean/sequence: Unique ascending channel sequence						Clock mode: External clock				
Averaging: No Scans channel N through the highest numbered channel. The FIFO stores X conversion results where: X = Channel 8-N B-channel devices X = Channel 8-N 4-channel devices X = Channel 4-N Clock mode: Internal clock Channel sean/sequence: Channel N through the highest numbered channel in ascending order Channel selection: See Table 4, CHSEL[3:0] determines channel N Averaging: Yes Scans channel N through the highest numbered channel in ascending order Channel sean/sequence: Channel N through the highest numbered channel in ascending order Channel sean/sequence: Channel N through the highest numbered channel in ascending order Channel sean/sequence: Channel N through the highest numbered channel in ascending order Channel selection: See Table 4, CHSEL[3:0] determines channel N Averaging: No Scans preprogrammed channels in ascending order. The FIFO stores conversion results for this unique channel sequence. Clock mode: Internal clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register Averaging: Yes Scans preprogrammed channels in ascending channel sequence Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions	0	1	0	0	Standard_Ext	Channel scan/sequence: N char	nnels in ascending order			
Scans channel N through the highest numbered channel. The FIFO stores X conversion results where: X = Channel 16-N 8-channel devices X = Channel 4-N 4-channel devices X = Channel 8-N 8-channel devices X = Channel 8-N 1-channel hericanal clock Channel scan/sequence: Channel N through the highest numbered channel N averaging: No Scans preprogrammed channels in ascending order. The FIFO stores conversion results for this unique channel sequence. Clock mode: Internal clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending order Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence						Channel selection: See Table 4,	CHSEL[3:0] determines channel N			
stores X conversion results where: X = Channel 16-N 16-channel devices X = Channel 8-N 8-channel devices X = Channel 8-N 4-channel devices X = Channel 8-N 4-channel devices Clock mode: Internal clock Channel scan/sequence: Channel N through the highest numbered channel in ascending order Channel selection: See Table 4, CHSEL[3:0] determines channel N Averaging: Yes Scans channel N through the highest numbered channel Clock mode: External clock Channel scan/sequence: Channel N through the highest numbered channel Clock mode: External clock Channel scan/sequence: Channel N through the highest numbered channel N Averaging: No Scans preprogrammed channels in ascending order. The FIFO stores conversion results for this unique channel sequence. Clock mode: Internal clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register Averaging: Yes Scans preprogrammed channels in ascending order Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence						Averaging: No				
X = Channel 8-N 8-channel devices X = Channel 4-N 4-channel devices X = Channel 4-N 4-channel devices Clock mode: Internal clock Channel scan/sequence: Channel N through the highest numbered channel in ascending order Channel selection: See Table 4, CHSEL[3:0] determines channel N Averaging: Yes Scans channel N through the highest numbered channel Clock mode: External clock Channel scan/sequence: Channel N through the highest numbered channel scan/sequence: Channel N through the highest numbered channel in ascending order Channel selection: See Table 4, CHSEL[3:0] determines channel N Averaging: No Scans preprogrammed channels in ascending order. The FIFO stores conversion results for this unique channel sequence. Clock mode: Internal clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register Averaging: Yes Scans preprogrammed channels in ascending order Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence Discussion Scan1 register Averaging: Yes Scans preprogrammed channels in ascending order Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Discussion Scan1 register Channel scan/sequence: Unique ascending channel sequence Discussion Scan1 register Channel scan/sequence: Unique ascending channel sequence Discussion Scan1 register Discussion Scan0 register and Table Discussion Scan1 register						,				
1 0 1 Upper_Int X = Channel 4-N						X = Channel 16–N	16-channel devices			
Clock mode: Internal clock Channel scan/sequence: Channel N through the highest numbered channel in ascending order Channel selection: See Table 4, CHSEL[3:0] determines channel N Averaging: Yes Scans channel N through the highest numbered channel Clock mode: External clock Channel scan/sequence: Channel N through the highest numbered channel in ascending order Channel selection: See Table 4, CHSEL[3:0] determines channel N Averaging: No Scans preprogrammed channels in ascending order. The FIFO stores conversion results for this unique channel sequence. Clock mode: Internal clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending order Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Lock mode: External clock Channel scan/sequence: Unique ascending channel sequence Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence						X = Channel 8–N	8-channel devices			
Clock mode: Internal clock Channel scan/sequence: Channel N through the highest numbered channel in ascending order Channel selection: See Table 4, CHSEL[3:0] determines channel N Averaging: Yes Scans channel N through the highest numbered channel Clock mode: External clock Channel scan/sequence: Channel N through the highest numbered channel in ascending order Channel selection: See Table 4, CHSEL[3:0] determines channel N Averaging: No Scans preprogrammed channels in ascending order. The FIFO stores conversion results for this unique channel sequence. Clock mode: Internal clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register Averaging: Yes Scans preprogrammed channels in ascending order Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register				_	Limner int	X = Channel 4–N	4-channel devices			
channel in ascending order Channel selection: See Table 4, CHSEL[3:0] determines channel N Averaging: Yes Scans channel N through the highest numbered channel Clock mode: External clock Channel scan/sequence: Channel N through the highest numbered channel in ascending order Channel selection: See Table 4, CHSEL[3:0] determines channel N Averaging: No Scans preprogrammed channels in ascending order. The FIFO stores conversion results for this unique channel sequence. Clock mode: Internal clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence in ascending order Clock mode: External clock Channel scan/sequence: Unique ascending order Clock mode: External clock Channel scan/sequence: Unique ascending order Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence	0	!		'	Opper_ini	Clock mode: Internal clock	1			
Averaging: Yes Clock mode: External clock						· ·	el N through the highest numbered			
Scans channel N through the highest numbered channel Clock mode: External clock Channel scan/sequence: Channel N through the highest numbered channel in ascending order Channel selection: See Table 4, CHSEL[3:0] determines channel N Averaging: No Scans preprogrammed channels in ascending order. The FIFO stores conversion results for this unique channel sequence. Clock mode: Internal clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register Averaging: Yes Scans preprogrammed channels in ascending order Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Unique ascending order Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register						Channel selection: See Table 4,	CHSEL[3:0] determines channel N			
Clock mode: External clock Channel scan/sequence: Channel N through the highest numbered channel in ascending order Channel selection: See Table 4, CHSEL[3:0] determines channel N Averaging: No Scans preprogrammed channels in ascending order. The FIFO stores conversion results for this unique channel sequence. Clock mode: Internal clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register Averaging: Yes Scans preprogrammed channels in ascending order Clock mode: External clock Channel scan/sequence: Unique ascending order Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register						Averaging: Yes				
Channel scan/sequence: Channel N through the highest numbered channel in ascending order Channel selection: See Table 4, CHSEL[3:0] determines channel N Averaging: No Scans preprogrammed channels in ascending order. The FIFO stores conversion results for this unique channel sequence. Clock mode: Internal clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register Averaging: Yes Scans preprogrammed channels in ascending order Clock mode: External clock Channel scan/sequence: Unique ascending order Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register						Scans channel N through the high	ghest numbered channel			
channel in ascending order Channel selection: See Table 4, CHSEL[3:0] determines channel N Averaging: No Scans preprogrammed channels in ascending order. The FIFO stores conversion results for this unique channel sequence. Clock mode: Internal clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register Averaging: Yes Scans preprogrammed channels in ascending order Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register					Clock mode: External clock					
Averaging: No Scans preprogrammed channels in ascending order. The FIFO stores conversion results for this unique channel sequence. Clock mode: Internal clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register Averaging: Yes Scans preprogrammed channels in ascending order Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register	0	1	1	1 0	Upper_Ext	· ·	el N through the highest numbered			
Scans preprogrammed channels in ascending order. The FIFO stores conversion results for this unique channel sequence. Clock mode: Internal clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register Averaging: Yes Scans preprogrammed channels in ascending order Clock mode: External clock Channel scan/sequence: Unique ascending order Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register						Channel selection: See Table 4,	CHSEL[3:0] determines channel N			
conversion results for this unique channel sequence. Clock mode: Internal clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register Averaging: Yes Scans preprogrammed channels in ascending order Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register						Averaging: No				
Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register Averaging: Yes Scans preprogrammed channels in ascending order Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register										
Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register Averaging: Yes Scans preprogrammed channels in ascending order Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register						Clock mode: Internal clock				
Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register Averaging: Yes Scans preprogrammed channels in ascending order Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register	_	1	1	1	Custom Int	Channel scan/sequence: Unique	e ascending channel sequence			
13, Custom Scan1 register Averaging: Yes Scans preprogrammed channels in ascending order Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register	0	'	'	'	Custom_int	Maximum depth: 16 conversions	8			
Scans preprogrammed channels in ascending order Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register							2, Custom Scan0 register and Table			
Clock mode: External clock Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register						Averaging: Yes				
Channel scan/sequence: Unique ascending channel sequence Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register						Scans preprogrammed channels	s in ascending order			
1 0 0 Custom_Ext Maximum depth: 16 conversions Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register				0 0		Clock mode: External clock				
Channel selection: See Table 12, Custom Scan0 register and Table 13, Custom Scan1 register						Channel scan/sequence: Unique	e ascending channel sequence			
13, Custom Scan1 register	1	0	0		Custom_Ext	Maximum depth: 16 conversions	5			
							2, Custom Scan0 register and Table			
				ļ	Averaging: No					

Table 3. ADC Scan Control (continued)

SCAN3	SCAN2	SCAN1	SCAN0	MODE NAME	FUNCTION
				Scans preprogrammed channel sequence with maximum length of 256. There is no restriction on the channel pattern.	
					Clock mode: External clock only
1	0	0	1	SampleSet	Channel scan/sequence: Unique channel sequence
					Maximum depth: 256 conversions
					Channel Selection: See Table 4
					Averaging: No
1	0	1	0	_	Continue to operate in the previously selected mode. Ignore data on bits [10:0].
1	0	1	1	_	Continue to operate in the previously selected mode. Ignore data on bits [10:0].
1	1	0	0	_	Continue to operate in the previously selected mode. Ignore data on bits [10:0].
1	1	0	1	_	Continue to operate in the previously selected mode. Ignore data on bits [10:0].
1	1	1	0	_	Continue to operate in the previously selected mode. Ignore data on bits [10:0].
1	1	1	1	_	Continue to operate in the previously selected mode. Ignore data on bits [10:0].

Table 4. Analog Input Channel Select

CHSEL3	CHSEL2	CHSEL1	CHSEL0	SELECTED CHANNEL (N)
0	0	0	0	AIN0
0	0	0	1	AIN1
0	0	1	0	AIN2
0	0	1	1	AIN3
0	1	0	0	AIN4
0	1	0	1	AIN5
0	1	1	0	AIN6
0	1	1	1	AIN7
1	0	0	0	AIN8
1	0	0	1	AIN9
1	0	1	0	AIN10
1	0	1	1	AIN11
1	1	0	0	AIN12
1	1	0	1	AIN13
1	1	1	0	AIN14
1	1	1	1	AIN15

Power-Down Mode

The MAX11120-MAX11128 feature three power-down modes.

Static Shutdown

The devices shut down when the SPM bits in the ADC Configuration register are asserted (Table 6). There are two shutdown options:

- Full shutdown where all circuitry is shutdown.
- Partial shutdown where all circuitry is powered down except for the internal bias generator.

AutoShutdown with External Clock Mode

When the PM_ bits in the ADC Mode Control register are asserted (Table 5), the device shuts down at the rising edge of \overline{CS} in the next frame. The device powers up again at the following falling edge of \overline{CS} . There are two available options:

- AutoShutdown where all circuitry is shutdown.
- AutoStandby where all circuitry are powered down except for the internal bias generator.

AutoShutdown with Internal Clock Mode

The device shuts down after all conversions are completed. The device powers up again at the next falling edge of $\overline{\text{CNVST}}$ or at the rising edge of $\overline{\text{CS}}$ after the SWCNV bit is asserted.

Table 5. Power Management Modes

PM1	PM0	MODE	FUNCTION				
0	0	Normal	All circuitry is fully powered up at all times.				
0	1	AutoShutdown	The device enters full shutdown mode at the end of each conversion. All circuitry is powered down. The device powers up following the falling edge of $\overline{\text{CS}}$. It takes 2 cycles before valid conversions take place. The information in the registers is retained.				
1	0	AutoStandby	The device powers down all circuitry except for the internal bias generator. The part powers up following the falling edge of $\overline{\text{CS}}$. It takes 2 cycles before valid conversions take place. The information in the registers is retained.				
1	1	_	Unused.				

Table 6. ADC Configuration Register

BIT NAME	ВІТ	DEFAULT STATE	FUNCTION			
CONFIG_SETUP	15:11	N/A	Set to 10000	Set to 10000 to select the ADC Configuration register.		
REESEL	10	0	REFSEL	VOLTAGE REFERENCE	REF- CONFIGURATION	
REFSEL	10	0	0	External single-ended	AIN15 (for the 16-channel devices)	
			1	External differential	REF-	
AVGON	9	0	Set to 1 to turn averaging on. Valid for internal clock mode only. Set to 0 to turn averaging off.			

Table 6. ADC Configuration Register (continued)

BIT NAME	ВІТ	DEFAULT STATE				FUNCTION		
			Valid for internal clock mode only.					
			AVGON	NAVG	1 NAVG0	FUNCTION		
			0	х	Х	Performs 1 conversion for each requested result.		
NAVG[1:0]	8:7	00	1	0	0	Performs 4 conversions and returns the average for each requested result.		
NAVG[1.0]	6.7	00	1	0	1	Performs 8 conversions and returns the average for each requested result.		
			1	1	0	Performs 16 conversions and returns the average for each requested result.		
			1	1	1	Performs 32 conversions and returns the average for each requested result.		
	6:5	00	Scans channel N and returns 4, 8,		and returns 4,	8, 12, or 16 results. Valid for repeat mode only.		
			NSCAN	N1	NSCAN0	FUNCTION		
NSCAN[1:0]			0		0	Scans channel N and returns 4 results.		
NSCAN[1.0]	0.5		0		1	Scans channel N and returns 8 results.		
			1		0	Scans channel N and returns 12 results.		
			1		1	Scans channel N and returns 16 results.		
			Static pov	wer-dow	n modes			
			SPM1	SPM	MODE	FUNCTION		
			0	0	Normal	All circuitry is fully powered up at all times.		
SPM[1:0]	4:3	00	0	1	Full Shutdowr	All circuitry is powered down. The information in the registers is retained.		
			1	0	Partial Shutdowr	All circuitry is powered down except for the reference and reference buffer. The information in the registers is retained.		
			1	1	_	Unused		
ECHO	2	0	Set to 0 to disable the instruction echo on DOUT. Set to 1 to echo back the DIN instruction given at time = n onto the DOUT line at time = n + 1. It takes 1 full cycle for the echoing to begin (Figure 8).					
	1:0	0	Unused	Unused				

Table 7. RANGE Register (RANGE Settings Only Applies to Bipolar Fully Differential Analog Input Configurations)

BIT NAME	BIT	DEFAULT STATE	FUNCTION	
RANGE_SETUP	15:11	N/A	Set to 10011 to select the RANGE register	
RANGE0/1	10	0	Set to 0 for AIN0/1: ±V _{REF+} /2 Set to 1 for AIN0/1: ±V _{REF+}	
RANGE2/3	9	0	Set to 0 for AIN2/3: ±V _{REF+} /2 Set to 1 for AIN2/3: ±V _{REF+}	
RANGE4/5	8	0	Set to 0 for AIN4/5: ±V _{REF+} /2 Set to 1 for AIN4/5: ±V _{REF+}	
RANGE6/7	7	0	Set to 0 for AIN6/7: ±V _{REF+} /2 Set to 1 for AIN6/7: ±V _{REF+}	
RANGE8/9	6	0	Set to 0 for AIN8/9: ±V _{REF+} /2 Set to 1 for AIN8/9: ±V _{REF+}	
RANGE10/11	5	0	Set to 0 for AIN10/11: ±V _{REF+} /2 Set to 1 for AIN10/11: ±V _{REF+}	
RANGE12/13	4	0	Set to 0 for AIN12/13: ±V _{REF+} /2 Set to 1 for AIN12/13: ±V _{REF+}	
RANGE14/15	3	0	Set to 0 for AIN14/15: ±V _{REF+} /2 Set to 1 for AIN14/15: ±V _{REF+}	
_	2:0	000	Unused	

ADC OUTPUT as a Function of Unipolar and Bipolar Modes

The ADC Scan Control register (Table 3) determines the ADC mode of operation. The Unipolar and Bipolar registers in Table 10 and Table 11 determine output coding and whether input configuration is single-ended or fully differential.

Table 9 details the conversion output for analog inputs, AIN0 and AIN1. The truth table is consistent for any other valid input pairs (AINn/AINn+1). Table 8 shows the applicable input signal format with respect to analog input configurations.

CHSEL[3:0] is used for MANUAL, REPEAT, STANDARD_EXT, STANDARD_INT, UPPER_EXT, UPPER_INT modes of operation. CHSCAN[15:0] is used for CUSTOM_EXT and CUSTOM INT modes of operation.

SampleSet Mode of Operation

The SampleSet register stores the unique channel sequence length. The sequence pattern is comprised of up to 256 unique single-ended and/or differential conversions with any order or pattern.

Patterns are assembled in 4-bit channel identifier nibbles as described in Table 14. Figure 10 presents the SampleSet timing diagram. Note that two $\overline{\text{CS}}$ frames are required to configure the SampleSet functionality. The first frame indicates the sequence length. The second frame is used to encode the channel sequence pattern.

After the SampleSet register has been coded (Table 14), by the next falling edge of \overline{CS} , the new SampleSet pattern is activated (Figure 10). If the pattern length is less than SEQ_LENGTH, the remaining channels default to AIN0. If the select pattern length is greater than SEQ_LENGTH, the additional data is ignored as the ADC waits for the rising edge of \overline{CS} . If \overline{CS} is asserted in the middle of a nibble, the full nibble defaults to AIN0.

ANALOG INPUT SUPPORTED WAVEFORMS UNIPOLAR/BIPOLAR **CONFIGURATION** REFSEL = 1 **REGISTER SETTING** REFSEL = 0 REF+ REF+ Table 10. Unipolar Register: RANGE: 1V - V_{DD} RANGE: 1V - V_{DD} Set desired channel(s) to 0 Unipolar or PDIFF_COM to 1. Single-REF-REF-(Binary **Ended** Coding) **Counterpart Register** Table 11. Bipolar Register: GND, AIN15 Set desired channel(s) to 0. PDIFF_COM = 1 RFF+ RFF+ RANGE: 1V - V_{DD} RANGE: 1V - V_{DD} Table 10. Unipolar Register: Set desired channel(s) to 1. V_{IN+} Unipolar **Fully** REF+ REF (Binary VIN-**Differential Counterpart Register** Coding) VIN-(DC OFFSET (DC OFFSET Table 11. Bipolar Register: OR SINUSOID) Set desired channel(s) to 0. See Table 11. Bipolar RANGE: 1V - V_{DD} RANGE: 1V - V_{DD} VFS = REF+ RANGE = 0 VFS = 2REF+ RANGE = 1 Register: VFS = REF+ RANGE = 0 VFS = 2REF+ RANGE = 1 Set desired channel(s) to 1. **Fully** Bipolar REF+ **Differential** (2's Comp) Counterpart Register Table 10. Unipolar Register: REF-Set desired channel(s) to 0.

Table 8. Analog Input Configuration and Unipolar/Bipolar Waveforms

Table 9. ADC Output as a Function of Unipolar/Bipolar Register Settings

CHANNEL SELECTION	UNIPOLAR REGISTER		BIPOLAR REGISTER	FUNCTION	
BIT NAME	UCH0/1	PDIFF_COM	BCH0/1	FUNCTION	
	0	0	0	AIN0 (binary, unipolar)	
	0	0	1	AIN0/1 pair (two's complement, bipolar)	
AIN0 Selection:	1	0	0	AIN0/1 pair (binary, unipolar)	
CHSEL[3:0] = 0000 CHSCAN0 = 1	1	0	1	AIN0/1 pair (binary, unipolar); Unipolar register takes precedence	
	Х	1	X	AIN0 referred to REF-/AIN15 (binary, unipolar)	
	0	0	0	AIN1 (binary, unipolar)	
	0	0	1	AIN0/1 pair (two's complement, bipolar)	
AIN1 Selection:	1	0	0	AIN0/1 pair (binary, unipolar)	
CHSEL[3:0] = 0001 CHSCAN1 = 1	1	0	1	AIN0/1 pair (binary, unipolar), Unipolar register takes precedence	
	Х	1	X	AIN1 referred to REF-/AIN15 (binary, unipolar)	

Table 10. Unipolar Register

BIT NAME	ВІТ	DEFAULT STATE	FUNCTION	
UNI_SETUP	15:11	_	Set to 10001 to select the Unipolar register.	
UCH0/1	10	0	Set to 1 to configure AIN0 and AIN1 for pseudo-differential conversion. Set to 0 to configure AIN0 and AIN1 for single-ended conversion.	
UCH2/3	9	0	Set to 1 to configure AIN2 and AIN3 for pseudo-differential conversion. Set to 0 to configure AIN2 and AIN3 for single-ended conversion.	
UCH4/5	8	0	Set to 1 to configure AIN4 and AIN5 for pseudo-differential conversion. Set to 0 to configure AIN4 and AIN5 for single-ended conversion.	
UCH6/7	7	0	Set to 1 to configure AIN6 and AIN7 for pseudo-differential conversion. Set to 0 to configure AIN6 and AIN7 for single-ended conversion.	
UCH8/9	6	0	Set to 1 to configure AIN8 and AIN9 for pseudo-differential conversion. Set to 0 to configure AIN8 and AIN9 for single-ended conversion.	
UCH10/11	5	0	Set to 1 to configure AIN10 and AIN11 for pseudo-differential conversion. Set to 0 to configure AIN10 and AIN11 for single-ended conversion.	
UCH12/13	4	0	Set to 1 to configure AIN12 and AIN13 for pseudo-differential conversion. Set to 0 to configure AIN12 and AIN13 for single-ended conversion.	
UCH14/15	3	0	Set to 1 to configure AIN14 and AIN15 for pseudo-differential conversion. Set to 0 to configure AIN14 and AIN15 for single-ended conversion.	
PDIFF_COM	2	0	Set to 1 to configure AIN0–AIN14 to be referenced to one common DC voltage on the REF-/AIN15. Set to 0 to disable the 15:1 pseudo differential mode.	
_	1:0	000	Unused.	

Table 11. Bipolar Register

BIT NAME	ВІТ	DEFAULT STATE	FUNCTION
BIP_SETUP	15:11	_	Set to 10010 to select the Bipolar register.
BCH0/1	10	0	Set to 1 to configure AIN0 and AIN1 for bipolar fully differential conversion. Set to 0 to configure AIN0 and AIN1 for unipolar conversion mode.
BCH2/3	9	0	Set to 1 to configure AIN2 and AIN3 for bipolar fully differential conversion. Set to 0 to configure AIN2 and AIN3 for unipolar conversion mode.
BCH4/5	8	0	Set to 1 to configure AIN4 and AIN5 for bipolar fully differential conversion. Set to 0 to configure AIN4 and AIN5 for unipolar conversion mode.
BCH6/7	7	0	Set to 1 to configure AIN6 and AIN7 for bipolar fully differential conversion. Set to 0 to configure AIN6 and AIN7 for unipolar conversion mode.
BCH8/9	6	0	Set to 1 to configure AIN8 and AIN9 for bipolar fully differential conversion. Set to 0 to configure AIN8 and AIN9 for unipolar conversion mode.
BCH10/11	5	0	Set to 1 to configure AIN10 and AIN11 for bipolar fully differential conversion. Set to 0 to configure AIN10 and AIN11 for unipolar conversion mode.
BCH12/13	4	0	Set to 1 to configure AIN12 and AIN13 for bipolar fully differential conversion. Set to 0 to configure AIN12 and AIN13 for unipolar conversion mode.
BCH14/15	3	0	Set to 1 to configure AIN14 and AIN15 for bipolar fully differential conversion. Set to 0 to configure AIN14 and AIN15 for unipolar conversion mode.
_	2:0	000	Unused.

Table 12. Custom Scan0 Register

BIT NAME	BIT	DEFAULT STATE	FUNCTION	
CUST_SCAN0	15:11	_	Set to 10100 to select the Custom Scan0 register.	
CHSCAN15	10	0	Set to 1 to scan AIN15. Set to 0 to omit AIN15.	
CHSCAN14	9	0	Set to 1 to scan AIN14. Set to 0 to omit AIN14.	
CHSCAN13	8	0	Set to 1 to scan AIN13. Set to 0 to omit AIN13.	
CHSCAN12	7	0	Set to 1 to scan AIN12. Set to 0 to omit AIN12.	
CHSCAN11	6	0	Set to 1 to scan AIN11. Set to 0 to omit AIN11.	
CHSCAN10	5	0	Set to 1 to scan AIN10. Set to 0 to omit AIN10.	
CHSCAN9	4	0	Set to 1 to scan AIN9. Set to 0 to omit AIN9.	
CHSCAN8	3	0	Set to 1 to scan AIN8. Set to 0 to omit AIN8.	
_	2:0	000	Unused.	

Table 13. Custom Scan1 Register

BIT NAME	ВІТ	DEFAULT STATE	FUNCTION	
CUST_SCAN1	15:11	_	Set to 10101 to select the Custom Scan1 register.	
CHSCAN7	10	0	Set to 1 to scan AIN7. Set to 0 to omit AIN7.	
CHSCAN6	9	0	Set to 1 to scan AIN6. Set to 0 to omit AIN6.	
CHSCAN5	8	0	Set to 1 to scan AIN5. Set to 0 to omit AIN5.	
CHSCAN4	7	0	Set to 1 to scan AIN4. Set to 0 to omit AIN4.	
CHSCAN3	6	0	Set to 1 to scan AIN3. Set to 0 to omit AIN3.	
CHSCAN2	5	0	Set to 1 to scan AIN2. Set to 0 to omit AIN2.	
CHSCAN1	4	0	Set to 1 to scan AIN1. Set to 0 to omit AIN1.	
CHSCAN0	3	0	Set to 1 to scan AIN0. Set to 0 to omit AIN0.	
_	2:0	000	Unused.	

Table 14. SampleSet Register

BIT NAME	ВІТ	DEFAULT STATE	FUNCTION
SMPL_SET	15:11	_	Set to 10110 to select the SampleSet register.
SEQ_LENGTH	10:3	00000000	8-bit binary word indicating desired sequence length. The equation is: Sequence length = SEQ_LENGTH + 1 00000000 = Sequence length = 1 11111111 = Sequence length = 256 Coding: Straight binary Maximum length: 256 ADC conversions
_	2:0	_	Unused.




Figure 10. SampleSet Timing Diagram

Upon receiving the SampleSet pattern, the user can set the ADC Mode Control register to begin the conversion process where data readout begins with the first SampleSet entry. While the last conversion result is read, the ADC can be instructed to enter AutoShutdown, if desired. If the user wishes to change the SampleSet length, a new pattern must be loaded into the ADC as described in Figure 10.

Applications Information

How to Program Modes

- 1) Configure the ADC (set the MSB on DIN to 1).
- Program ADC mode control (set the MSB on DIN to 0) to begin the conversion process or to control power management features.
 - If ADC mode control is written during a conversion sequence, the ADC finishes the present conversion and at the next falling edge of CS initiates its new instruction.
 - If configuration data (MSB on DIN is a 1) is written during a conversion sequence, the ADC finishes the present conversion in the existing scan mode. However, data on DOUT is not valid in following frames until a new ADC mode control instruction is coded.

Programming Sequence Flow Chart

See Figure 11 for programming sequence.

Layout, Grounding, and Bypassing

For best performance, use PCBs with a solid ground plane. Ensure that digital and analog signal lines are separated from each other. Do not run analog and digital (especially clock) lines parallel to one another or digital lines underneath the ADC package. Noise in the V_{DD} , OVDD, and REF affects the ADC's performance. Bypass the V_{DD} , OVDD, and REF to ground with $0.1\mu F$ and $10\mu F$ bypass capacitors. Minimize capacitor lead and trace lengths for best supply-noise rejection.

Choosing an Input Amplifier

It is important to match the settling time of the input amplifier to the acquisition time of the ADC. The conversion results are accurate when the ADC samples the input signal for an interval longer than the input signal's worstcase settling time. By definition, settling time is the interval between the application of an input voltage step and the point at which the output signal reaches and stays within a given error band centered on the resulting steady-state amplifier output level. The ADC input sampling capacitor charges during the sampling cycle, referred to as the acquisition period. During this acquisition period, the settling time is affected by the input resistance and the input sampling capacitance. This error can be estimated by looking at the settling of an RC time constant using the input capacitance and the source impedance over the acquisition time period. Figure 13 shows a typical application circuit. The MAX4430, offering a settling time of 37ns at 16-bit resolution, is an excellent choice for this application. See the THD vs. Input Resistance graph in the Typical Operating Characteristics.




Figure 11. ADC Programming Sequence




Figure 12. ADC Mode Select Programming Sequence

Choosing a Reference

For devices using an external reference, the choice of the reference determines the output accuracy of the ADC. An ideal voltage reference provides a perfect initial accuracy and maintains the reference voltage independent of changes in load current, temperature, and time. The following parameters need to be considered in selecting a reference:

- Initial voltage accuracy
- Temperature drift
- Current source capability
- Current sink capability
- Quiescent current
- Noise. The MAX6033 and MAX6043 are also excellent reference choices (Figure 13).




Figure 13. Typical Application Circuit

Definitions

Integral Nonlinearity

Integral nonlinearity (INL) is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best-straight-line fit or a line drawn between the end points of the transfer function, once offset and gain errors have been nulled. The static linearity parameters for the MAX11120–MAX11128 are measured using the end-points method.

Differential Nonlinearity

Differential nonlinearity (DNL) is the difference between an actual step width and the ideal value of 1 LSB. A DNL error specification of 1 LSB or less guarantees no missing codes and a monotonic transfer function.

Signal-to-Noise Ratio

Signal-to-noise ratio is the ratio of the amplitude of the desired signal to the amplitude of noise signals at a given point in time. The larger the number, the better. The theoretical minimum analog-to-digital noise is caused by quantization error and results directly from the ADC's resolution (N bits):

$$SNR = (6.02 \times N + 1.76) dB$$

In reality, there are other noise sources besides quantization noise, including thermal noise, reference noise, clock jitter, etc. Therefore, SNR is computed by taking the ratio of the RMS signal to the RMS noise, which includes all spectral components minus the fundamental, the first five harmonics, and the DC offset.

Total Harmonic Distortion

Total harmonic distortion (THD) is expressed as:

THD =
$$20 \times log \left(\frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2}}{V_1} \right)$$

where V_1 is the fundamental amplitude, and V_2 through V_5 are the amplitudes of the 2nd- through 5th-order harmonics.

Spurious-Free Dynamic Range

Spurious-free dynamic range (SFDR) is the ratio of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next largest distortion component.

Full-Power Bandwidth

Full-power bandwidth is the frequency at which the input signal amplitude attenuates by 3dB for a full-scale input.

Full-Linear Bandwidth

Full-linear bandwidth is the frequency at which the signal-to-noise plus distortion (SINAD) is more than 68dB.

Intermodulation Distortion

Any device with nonlinearities creates distortion products when two sine waves at two different frequencies (f1 and f2) are input into the device. Intermodulation distortion (IMD) is the total power of the IM2 to IM5 intermodulation products to the Nyquist frequency relative to the total input power of the two input tones, f1 and f2. The individual input tone levels are at -6dBFS.

Ordering Information

PART	PIN-PACKAGE	BITS	SPEED (Msps)	NO. OF CHANNELS
MAX11120ATI+	28 TQFN-EP*	8	1	4
MAX11121ATI+	28 TQFN-EP*	10	1	4
MAX11122 ATI+	28 TQFN-EP*	12	1	4
MAX11123ATI+	28 TQFN-EP*	8	1	8
MAX11124ATI+	28 TQFN-EP*	10	1	8
MAX11125ATI+	28 TQFN-EP*	12	1	8
MAX11126ATI+	28 TQFN-EP*	8	1	16
MAX11127ATI+	28 TQFN-EP*	10	1	16
MAX11128ATI+	28 TQFN-EP*	12	1	16
MAX11128ATI/V+	28 TQFN-EP*	12	1	16

Note: All devices are specified over the -40°C to +125°C temperature range.

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
28 TQFN-EP	T2855+3	<u>21-0140</u>	90-0023

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

^{*}EP = Exposed pad.