

MAX1242/MAX1243

## +2.7V to +5.25V, Low-Power, 10-Bit Serial ADCs in SO-8

## **General Description**

The MAX1242/MAX1243 are low-power, 10-bit analogto-digital converters (ADCs) available in 8-pin packages. They operate with a single +2.7V to +5.25V supply and feature a 7.5µs successive-approximation ADC, a fast track/hold (1.5µs), an on-chip clock, and a high-speed, 3-wire serial interface.

Power consumption is only 3mW (V<sub>DD</sub> = 3V) at the 73ksps maximum sampling speed. A 2µA shutdown mode reduces power at slower throughput rates.

The MAX1242 has an internal 2.5V reference, while the MAX1243 requires an external reference. The MAX1243 accepts signals from OV to VREF, and the reference input range includes the positive supply rail. An external clock accesses data from the 3-wire interface, which connects directly to standard microcontroller I/O ports. The interface is compatible with SPI, QSPI™, and MICROWIRE®.


Excellent AC characteristics and very low power combined with ease of use and small package size make these converters ideal for remote-sensor and dataacquisition applications, or for other circuits with demanding power consumption and space requirements. The MAX1242/MAX1243 are available in 8-pin PDIP and SO packages.

**Applications** 

Portable Data Logging **Test Equipment** 

Process Control Monitorina **Temperature Measurement** 

Isolated Data Acquisition



## **Pin Configuration**

### Features

- +2.7V to +5.25V Single-Supply Operation
- 10-Bit Resolution
- Internal 2.5V Reference (MAX1242)
- Small Footprint: 8-Pin DIP and SO Packages
- Low Power: 3.7mW (73ksps, MAX1242) 3mW (73ksps, MAX1243) 66µW (1ksps, MAX1243) 5µW (Power-Down Mode)
- Internal Track/Hold
- ◆ SPI/QSPI™/MICROWIRE® 3-Wire Serial Interface
- Pin-Compatible 12-Bit Upgrades: MAX1240/MAX1241

### **Ordering Information**


**Functional Diagram** 

PART	TEMP RANGE	PIN- PACKAGE	INL (LSB)
MAX1242ACPA+	0°C to +70°C	8 PDIP	$\pm^{1}/_{2}$
MAX1242BCPA+	0°C to +70°C	8 PDIP	±1
MAX1242ACSA+	0°C to +70°C	8 SO	$\pm^{1}/_{2}$
MAX1242BCSA+	0°C to +70°C	8 SO	±1
MAX1242AEPA+	-40°C to +85°C	8 PDIP	$\pm^{1/2}$

Ordering Information continued at end of data sheet.

Note: Order the MAX1242A in place of the MAX1242C. Order the MAX1242B in place of the MAX1242D.

+Denotes a lead(Pb)-free/RoHS-compliant package.



QSPI is a trademark of Motorola, Inc. MICROWIRE is a registered trademark of National Semiconductor Corp.

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642. or visit Maxim's website at www.maximintegrated.com.

## **ABSOLUTE MAXIMUM RATINGS**

VDD to GND	0.3V to +6V
AIN to GND	0.3V to (V <sub>DD</sub> + 0.3V)
REF to GND	0.3V to (V <sub>DD</sub> + 0.3V)
Digital Inputs to GND	0.3V to +6V
DOUT to GND	0.3V to (V <sub>DD</sub> + 0.3V)
DOUT Current	±25mA
Continuous Power Dissipation ( $T_A = +70$	Р°С)
PDIP (derate 9.09mW/°C above +70°C	C)727mW
SO (derate 5.88mW/°C above +70°C)	

Operating Temperature Ranges	
MAX1242/MAX1243_C_A	0°C to +70°C
MAX1242/MAX1243_E_ A	40°C to +85°C
Storage Temperature Range	60°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = +2.7V \text{ to } +5.25V; 73 \text{ksps}; f_{SCLK} = 2.1 \text{MHz} (50\% \text{ duty cycle}); MAX1242-4.7\mu\text{F} \text{ capacitor at REF pin, MAX1243}$ -external reference;  $V_{REF} = 2.5V$  applied to REF pin;  $T_A = T_{MIN}$  to  $T_{MAX}$ ; unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
DC ACCURACY (Note1)						1
Resolution			10			Bits
Deletive Accuracy (Nete 2)		MAX124_A			±0.5	- LSB
Relative Accuracy (Note 2)		MAX124_B			±1.0	- LSB
Differential Nonlinearity	DNL	No missing codes over temperature			±1	LSB
Offset Error		MAX124_A			±1	
Oliset Error		MAX124_B			±2	LSB
Cain Error (Noto 2)		MAX124_A			±1	
Gain Error (Note 3)		MAX124_B			±2	LSB
Gain Temperature Coefficient				±0.25		ppm/°C
DYNAMIC SPECIFICATIONS (1	0kHz sine-w	vave input, 0V to 2.5VP-P, 73ksps, fSCLK =2.1MF	lz)			
Signal-to-Noise Plus Distortion Ratio	SINAD			66		dB
Total Harmonic Distortion	THD	Up to the 5th harmonic		-70		dB
Spurious-Free Dynamic Range	SFDR			70		dB
Small-Signal Bandwidth		-3dB rolloff		2.25		MHz
Full-Power Bandwidth				1.0		MHz
CONVERSION RATE						
Conversion Time	tCONV		5.5		7.5	μs
Track/Hold Acquisition Time	tacq				1.5	μs
Throughput Rate		f <sub>SCLK</sub> = 2.1MHz			73	ksps
Aperture Delay	tap	Figure 9		30		ns
Aperture Jitter				<50		ps
ANALOG INPUT		•				
Input Voltage Range			0		VREF	V
Input Capacitance				16		pF

## MAX1242/MAX1243

## +2.7V to +5.25V, Low-Power, 10-Bit Serial ADCs in SO-8

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = +2.7V \text{ to } +5.25V; 73 \text{ksps}; f_{SCLK} = 2.1 \text{MHz}$  (50% duty cycle); MAX1242—4.7µF capacitor at REF pin, MAX1243—external reference;  $V_{REF} = 2.5V$  applied to REF pin; TA = T\_{MIN} to T\_MAX; unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
INTERNAL REFERENCE (MAX1	242 only)						
REF Output Voltage		$T_{A} = +25^{\circ}C$ (Note 4)		2.470	2.500	2.530	V
REF Short-Circuit Current						30	mA
REF Temperature Coefficient		MAX1242			±30		ppm/°C
Load Regulation (Note 5)		0mA to 0.2mA output load			0.35		mV
Capacitive Bypass at REF				4.7			μF
EXTERNAL REFERENCE (VREF	= 2.5V)						
Input Voltage Range				1.00		V <sub>DD</sub> + 50mV	V
Input Current					100	150	μA
Input Resistance				18	25		kΩ
REF Input Current in Shutdown		V <sub>SHDN</sub> = 0V			±0.01	10	μA
Capacitive Bypass at REF				0.1			μF
DIGITAL INPUTS: SCLK, CS, SI	HDN	1		1			1
	14	$V_{DD} \le 3.6V$		2.0			
SCLK, CS Input High Voltage	VIH	V <sub>DD</sub> > 3.6V		3.0			V
SCLK, CS Input Low Voltage	VIL					0.8	V
SCLK, CS Input Hysteresis	VHYST				0.2		V
SCLK, CS Input Leakage	IIN	$V_{IN} = 0V \text{ or } V_{DD}$			±0.01	±1	μA
SCLK, CS Input Capacitance	CIN	(Note 6)				15	pF
SHDN Input High Voltage	VSH			V <sub>DD</sub> - 0.4	ļ		V
SHDN Input Low Voltage	V <sub>SL</sub>					0.4	V
SHDN Input Current	02	$V_{\overline{SHDN}} = 0V \text{ or } V_{DD}$				±4.0	μA
SHDN Input Mid Voltage	V <sub>SM</sub>			1.1		V <sub>DD</sub> - 1.1	V
SHDN Voltage, Open	VFLT	SHDN = open			V <sub>DD</sub> / 2	00	V
SHDN Max Allowed Leakage, Mid Input		SHDN = open				±100	nA
DIGITAL OUTPUT: DOUT		1					1
Output Valtaga Law	Mai	I <sub>SINK</sub> = 5mA				0.4	V
Output Voltage Low	VOL	I <sub>SINK</sub> = 16mA				0.8	v
Output Voltage High	V <sub>OH</sub>	I <sub>SOURCE</sub> = 0.5mA		V <sub>DD</sub> - 0.5	5		V
Three-State Leakage Current	١L	$\overline{\text{CS}} = \text{V}_{\text{DD}}$			±0.01	±10	μA
Three-State Output Capacitance	Cout	$\overline{\text{CS}} = \text{V}_{\text{DD}}$ (Note 6)				15	pF
POWER REQUIREMENTS							
Supply Voltage	V <sub>DD</sub>			2.7		5.25	V
			V <sub>DD</sub> = 3.6V		1.4	2.0	mA
		Operating mode (MAX1242)	V <sub>DD</sub> = 5.25V		1.8	3.0	
Supply Current	100	Operating mode (MAN/1040)	V <sub>DD</sub> = 3.6V		0.9	1.5	
Supply Current	IDD	Operating mode (MAX1243)	V <sub>DD</sub> = 5.25V		1.6	2.5	
		Power down	V <sub>DD</sub> = 3.6V		1.9	10	μA
		Power-down	V <sub>DD</sub> = 5.25V		3.5	15	
Power-Supply Rejection (Note 7)	PSR	V <sub>DD</sub> = V <sub>DD</sub> (min) to V <sub>DD</sub> (max), ft	ull-scale input		±0.3		mV

## TIMING CHARACTERISTICS

(VDD = +2.7V to +5.25V, circuit of Figure 9, TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	MAX	UNITS
Acquisition Time	t <sub>ACQ</sub>	$\overline{\text{CS}} = \text{V}_{\text{DD}}$ (Note 8)		1.5			μs
SCLK Fall to Output Data Valid	tDO	Figure 1, C <sub>LOAD</sub> = 50pF	MAX124C/E	20		200	ns
CS Fall to Output Enable	t <sub>DV</sub>	Figure 1, C <sub>LOAD</sub> = 50pF				240	ns
CS Rise to Output Disable	t <sub>TR</sub>	Figure 2, C <sub>LOAD</sub> = 50pF				240	ns
SCLK Clock Frequency	fsclk			0		2.1	MHz
SCLK Pulse Width High	tсн			200			ns
SCLK Pulse Width Low	tCL			200			ns
SCLK Low to $\overline{CS}$ Fall Setup Time	tcso			50			ns
DOUT Rise to SCLK Rise (Note 6)	tstr			0			ns
CS Pulse Width	tcs			240			ns

**Note 1:** Tested at  $V_{DD} = +2.7V$ .

Note 2: Relative accuracy is the deviation of the analog value at any code from its theoretical value after the full-scale range and offset have been calibrated.

Note 3: Offset nulled.


Note 4: Sample tested to 0.1% AQL.


Note 5: External load should not change during conversion for specified accuracy.

Note 6: Guaranteed by design. Not subject to production testing.

Note 7: Measured as [VFS (VDD(min)) - VFS (VDD(max))].

**Note 8:** To guarantee acquisition time, t<sub>ACQ</sub> is the maximum time the device takes to acquire the signal, and is also the minimum time needed for the signal to be acquired.









Figure 2. Load Circuits for DOUT Disable Time

### **Typical Operating Characteristics**

(V<sub>DD</sub> = +3.0V, V<sub>REF</sub> = 2.5V,  $f_{SCLK}$  = 2.1MHz,  $C_{LOAD}$  = 20pF,  $T_A$  = +25°C, unless otherwise noted.)



Maxim Integrated

## **Pin Description**

PIN	NAME	FUNCTION
1	V <sub>DD</sub>	Positive Supply Voltage: +2.7V to +5.25V
2	AIN	Sampling Analog Input, 0V to V <sub>REF</sub> range
3	SHDN	Three-Level Shutdown Input. Pulling $\overline{SHDN}$ low shuts the MAX1242/MAX1243 down to 15µA (max) supply current. Both MAX1242 and MAX1243 are fully operational with either $\overline{SHDN}$ high or open. For the MAX1242, pulling $\overline{SHDN}$ high enables the internal reference, and letting $\overline{SHDN}$ open disables the internal reference and allows for the use of an external reference.
4	REF	Reference Voltage for Analog-to-Digital Conversion. Internal 2.5V reference output for MAX1242; bypass with a 4.7µF capacitor. External reference voltage input for MAX1243, or for MAX1242 with the internal reference disabled. Bypass REF with a minimum of 0.1µF when using an external reference.
5	GND	Analog and Digital Ground
6	DOUT	Serial-Data Output. Data changes state at SCLK's falling edge. High impedance when $\overline{CS}$ is high.
7	CS	Active-Low Chip Select. Initiates conversions on the falling edge. When $\overline{CS}$ is high, DOUT is high impedance.
8	SCLK	Serial-Clock Input. SCLK clocks data out at rates up to 2.1MHz.

## **Detailed Description**

### **Converter Operation**

The MAX1242/MAX1243 use an input track/hold (T/H) and successive-approximation register (SAR) circuitry to convert an analog input signal to a digital 10-bit output. Figure 3 shows the MAX1242/MAX1243 in their simplest configuration. The MAX1242/MAX1243 convert input signals in the OV to  $V_{REF}$  range in 9µs, including T/H acquisition time. The MAX1242's internal reference is trimmed to 2.5V, while the MAX1243 requires an external reference. Both devices accept external reference voltages from 1.0V to V<sub>DD</sub>. The serial interface requires only three digital lines (SCLK,  $\overline{CS}$ , and DOUT) and provides an easy interface to microprocessors (µPs).

The MAX1242/MAX1243 have two modes: normal and shutdown. Pulling SHDN low shuts the device down and reduces supply current below 10µA ( $V_{DD} \le 3.6V$ ), while pulling SHDN high or leaving it open puts the devices into operational mode. A conversion is initiated by pulling CS low. The conversion result is available at DOUT in unipolar serial format. The serial-data stream consists of a high bit, signaling the end of conversion (EOC), followed by the data bits (MSB first).

**Analog Input** Figure 4 illustrates the sampling architecture of the analog-to-digital converter's (ADC's) comparator. The fullscale input voltage is set by the voltage at REF.

### Track/Hold

In track mode, the analog signal is acquired and stored in the internal hold capacitor. In hold mode, the T/H switch opens and maintains a constant input to the ADC's SAR section.

During acquisition, the analog input AIN charges capacitor  $C_{HOLD}$ . Bringing  $\overline{CS}$  low ends the acquisition interval. At this instant, the T/H switches the input side of  $C_{HOLD}$  to GND. The retained charge on  $C_{HOLD}$  represents a sample of the input, unbalancing node ZERO at the comparator's input.

In hold mode, the capacitive digital-to-analog converter (DAC) adjusts during the remainder of the conversion cycle to restore node ZERO to 0V within the limits of 10-bit resolution. This action is equivalent to transferring a charge from  $C_{HOLD}$  to the binary-weighted capacitive DAC, which in turn forms a digital representation of the analog input signal. At the conversion's end, the input side of  $C_{HOLD}$  switches back to AIN, and  $C_{HOLD}$  charges to the input signal again.

The time required for the T/H to acquire an input signal is a function of how quickly its input capacitance is charged. If the input signal's source impedance is high, the acquisition time lengthens, and more time must be allowed between conversions. The acquisition time, tACQ, is the maximum time the device takes to acquire the signal and the minimum time needed for the signal to be acquired. Acquisition time is calculated by:

$$t_{ACQ} = 7(R_S + R_{IN}) \times 16 pF$$




Figure 3. Operational Diagram

where  $R_{IN} = 9k\Omega$ ,  $R_S =$  the input signal's source impedance, and  $t_{ACQ}$  is never less than 1.5µs. Source impedances below  $4k\Omega$  do not significantly affect the ADC's AC performance.

Higher source impedances can be used if a  $0.01\mu$ F capacitor is connected to the analog input. Note that the input capacitor forms an RC filter with the input source impedance, limiting the ADC's input signal bandwidth.

**Input Bandwidth** The ADC's input tracking circuitry has a 2.25MHz small-signal bandwidth, so it is possible to digitize high-speed transient events and measure periodic signals with bandwidths exceeding the ADC's sampling rate by using undersampling techniques. To avoid aliasing of unwanted high-frequency signals into the frequency band of interest, anti-alias filtering is recommended.

#### Analog Input Protection

Internal protection diodes, which clamp the analog input to V<sub>DD</sub> and GND, allow the input to swing from GND - 0.3V to V<sub>DD</sub> + 0.3V without damage. However, for accurate conversions near full scale, the input must not exceed V<sub>DD</sub> by more than 50mV, or be lower than GND by 50mV.

If the analog input exceeds 50mV beyond the supplies, limit the input current to 2mA.




Figure 4. Equivalent Input Circuit

### Internal Reference (MAX1242)

The MAX1242 has an on-chip voltage reference trimmed to 2.5V. The internal reference output is connected to REF and also drives the internal capacitive DAC. The output can be used as a reference voltage source for other components and can source up to 400µA. Bypass REF with a 4.7µF capacitor. Larger capacitors increase wake-up time when exiting shutdown (see *Using SHDN to Reduce Supply Current*). The internal reference is enabled by pulling the SHDN pin high. Letting SHDN open disables the internal reference, which allows the use of an external reference, as described in the *External Reference* section.

#### **External Reference**

The MAX1242/MAX1243 operate with an external reference at the REF pin. To use the MAX1242 with an external reference, disable the internal reference by letting SHDN open. Stay within the voltage range 1.0V to V<sub>DD</sub> to achieve specified accuracy. The minimum input impedance is 18k $\Omega$  for DC currents. During conversion, the external reference must be able to deliver up to 250µA of DC load current and have an output impedance of 10 $\Omega$  or less. The recommended minimum value for the bypass capacitor is 0.1µF. If the reference has higher output impedance or is noisy, bypass it close to the REF pin with a 4.7µF capacitor.

### **Serial Interface**

### Initialization after Power-Up and Starting a Conversion

When power is first applied, and if  $\overline{SHDN}$  is not pulled low, it takes the fully discharged  $4.7\mu$ F reference bypass capacitor up to 20ms to provide adequate charge for specified accuracy. With an external reference, the internal reset time is 10µs after the power supplies have stabilized. No conversions should be performed during these times.

To start a conversion, pull  $\overline{CS}$  low. At  $\overline{CS}$ 's falling edge, the T/H enters its hold mode and a conversion is initiated. After an internally timed conversion period, the end of conversion is signaled by DOUT pulling high. Data can then be shifted out serially with the external clock.

### Using SHDN to Reduce Supply Current

Power consumption can be reduced significantly by shutting down the MAX1242/MAX1243 between conversions. Figure 6 shows a plot of average supply current vs. conversion rate. Because the MAX1243 uses an external reference voltage (assumed to be present continuously), it "wakes up" from shutdown more quickly, providing lower average supply currents. The wakeup time, twake, is the time from SHDN deasserted to the time when a conversion may be initiated (Figure 5). For the MAX1242, this time depends on the time in shutdown (Figure 7) because the external 4.7µF reference bypass capacitor loses charge slowly during shutdown. The MAX1243's wake-up time is largely dependent on the external reference's power-up time. If the external reference is not shut down, the wake-up time is approximately 4µs.




Figure 5. Shutdown Sequence




Figure 6. Average Supply Current vs. Conversion Rate




Figure 7. Typical Reference-Buffer Power-Up Delay vs. Time in Shutdown

## MAX1242/MAX1243

## +2.7V to +5.25V, Low-Power, 10-Bit Serial ADCs in SO-8




Figure 8a. Interface Timing Sequence




Figure 8b. Interface Timing Sequence—Minimum Cycle Time




Figure 9. Detailed Serial-Interface Timing

Maxim Integrated

### **External Clock**

The actual conversion does not require the external clock. This allows the conversion result to be read back at the  $\mu$ P's convenience at any clock rate up to 2.1MHz. The clock duty cycle is unrestricted if each clock phase is at least 200ns. Do not run the clock while a conversion is in progress.

#### **Timing and Control**

Conversion-start and data-read operations are controlled by the  $\overline{\text{CS}}$  and SCLK digital inputs. The timing diagrams of Figures 8 and 9 outline serial-interface operation.

A  $\overline{\text{CS}}$  falling edge initiates a conversion sequence: the T/H stage holds the input voltage, the ADC begins to convert, and DOUT changes from high impedance to logic low. SCLK must be kept low during the conversion. An internal register stores the data when the conversion is in progress.

EOC is signaled by DOUT going high. DOUT's rising edge can be used as a framing signal. SCLK shifts the data out of this register any time after the conversion is complete. DOUT transitions on SCLK's falling edge. The next falling clock edge produces the MSB of the conversion at DOUT, followed by the remaining bits. Since there are 10 data bits, two sub-bits, and one leading high bit, at least 13 falling clock edges are needed to shift out these bits. Extra clock pulses occurring after the conversion result has been clocked out, and prior to a rising edge of  $\overline{CS}$ , produce trailing zeros at DOUT and have no effect on converter operation.

For minimum cycle time, use DOUT's rising edge as the EOC signal and then clock out the data with 10.5 clock cycles at full speed (Figure 8b). Pull  $\overline{CS}$  high after reading the conversion's LSB. After the specified minimum time, t<sub>CS</sub>, pull  $\overline{CS}$  low again to initiate the next conversion.


### **Output Coding and Transfer Function**


The data output from the MAX1242/MAX1243 is binary. Figure 10 depicts the nominal transfer function. Code transitions occur halfway between successive-integer LSB values. If  $V_{REF} = 2.5V$ , then 1LSB = 2.44mV or 2.5V / 1024.

## **Applications Information**

### **Connection to Standard Interfaces**

The MAX1242/MAX1243 serial interface is fully compatible with SPI, QSPI, and Microwire standard serial interfaces (Figure 11).









Figure 11. Common Serial-Interface Connections to the MAX1242/MAX1243






Figure 13. QSPI Serial-Interface Timing (CPOL = CPHA = 0)

If a serial interface is available, set the CPU's serial interface in master mode so the CPU generates the serial clock. Choose a clock frequency up to 2.1MHz.

- 1) Use a general-purpose I/O line on the CPU to pull  $\overline{\text{CS}}$  low. Keep SCLK low.
- 2) Wait the maximum conversion time specified before activating SCLK. Alternatively, look for a DOUT rising edge to determine the end of conversion.
- 3) Activate SCLK for a minimum of 11 clock cycles. The first falling clock edge produces the MSB of the DOUT conversion. DOUT output data transitions on SCLK's falling edge and is available in MSB-first format. Observe the SCLK-to-DOUT valid timing characteristic. Data can be clocked into the  $\mu$ P on SCLK's rising edge.
- 4) Pull CS high at or after the 11th falling clock edge. If CS remains low, the two sub-bits and trailing zeros are clocked out after the LSB.
- 5) With  $\overline{\text{CS}}$  = high, wait the minimum specified time, t<sub>CS</sub>, before initiating a new conversion by pulling  $\overline{\text{CS}}$  low. If a conversion is aborted by pulling  $\overline{\text{CS}}$  high before the conversion's end, wait the minimum acquisition time, t<sub>ACQ</sub>, before starting a new conversion.

Data can be output in two bytes or continuously, as shown in Figures 8a and 8b. The bytes contain the result of the conversion padded with one leading 1, two sub-bits, and trailing 0s if SCLK is still active with  $\overline{\text{CS}}$  kept low.

#### **SPI and Microwire**

When using SPI or QSPI, set CPOL = 0 and CPHA = 0. Conversion begins with a  $\overline{CS}$  falling edge. DOUT goes low, indicating a conversion is in progress. Wait until DOUT goes high or until the maximum specified 7.5µs conversion time elapses. Two consecutive 1-byte reads are required to get the full 10+2 bits from the ADC. DOUT output data transitions on SCLK's falling edge and is clocked into the µP on SCLK's rising edge.

The first byte contains a leading 1, and seven bits of conversion result. The second byte contains the remaining three bits, two sub-bits, and three trailing zeros. See Figure 11 for connections and Figure 12 for timing.

#### QSPI

Set CPOL = CPHA = 0. Unlike SPI, which requires two 1-byte reads to acquire the 10 bits of data from the ADC, QSPI allows the minimum number of clock cycles necessary to clock in the data. The MAX1242/MAX1243 require 11 clock cycles from the  $\mu$ P to clock out the 10 bits of data. Additional clock cycles clock out the two sub-bits followed by trailing zeros (Figure 13). The maximum clock frequency to ensure compatibility with QSPI is 2.097MHz.

#### Layout and Grounding

For best performance, use printed circuit boards. Wirewrap boards are not recommended. Board layout should ensure that digital and analog signal lines are separated from each other. Do not run analog and digital (especially clock) lines parallel to one another, or digital lines underneath the ADC package.

## \_Ordering Information (continued)

PART	TEMP RANGE	PIN- PACKAGE	INL (LSB)
MAX1242BEPA+	-40°C to +85°C	8 PDIP	±1
MAX1242AESA+	-40°C to +85°C	8 SO	± <sup>1</sup> /2
MAX1242BESA+	-40°C to +85°C	8 SO	±1
MAX1243ACPA+	0°C to +70°C	8 PDIP	± <sup>1</sup> /2
MAX1243BCPA+	0°C to +70°C	8 PDIP	±1
MAX1243ACSA+	0°C to +70°C	8 SO	$\pm^{1}/_{2}$
MAX1243BCSA+	0°C to +70°C	8 SO	±1
MAX1243AEPA+	-40°C to +85°C	8 PDIP	$\pm^{1}/_{2}$
MAX1243BEPA+	-40°C to +85°C	8 PDIP	±1
MAX1243AESA+	-40°C to +85°C	8 SO	$\pm^{1}/_{2}$
MAX1243BESA+	-40°C to +85°C	8 SO	±1

**Note:** Order the MAX1242A in place of the MAX1242C. Order the MAX1242B in place of the MAX1242D.

+Denotes a lead(Pb)-free/RoHS-compliant package.

### **Chip Information**

SUBSTRATE CONNECTED TO GND PROCESS: BICMOS

### **Package Information**

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
8 PDIP	P8+2	<u>21-0043</u>	_
8 SO	S8+5	<u>21-0041</u>	<u>90-0096</u>