

250ksps, +3V, 8-/4-Channel, 12-Bit ADCs with +2.5V Reference and Parallel Interface

General Description

The MAX1261/MAX1263 low-power, 12-bit analog-todigital converters (ADCs) feature a successive-approximation ADC, automatic power-down, fast wake-up (2µs), an on-chip clock, +2.5V internal reference, and a high-speed, byte-wide parallel interface. They operate with a single +3V analog supply and feature a VLOGIC pin that allows them to interface directly with a +1.8V to +5.5V digital supply.

Power consumption is only 5.7mW (VDD = VLOGIC) at the maximum sampling rate of 250ksps. Two softwareselectable power-down modes enable the MAX1261/ MAX1263 to be shut down between conversions; accessing the parallel interface returns them to normal operation. Powering down between conversions can cut supply current to under 10µA at reduced sampling rates.

Both devices offer software-configurable analog inputs for unipolar/bipolar and single-ended/pseudo-differential operation. In single-ended mode, the MAX1261 has eight input channels and the MAX1263 has four input channels (four and two input channels, respectively, when in pseudo-differential mode).

Excellent dynamic performance and low power, combined with ease of use and small package size, make these converters ideal for battery-powered and dataacquisition applications or for other circuits with demanding power consumption and space requirements.

The MAX1261 is available in a 28-pin QSOP package, while the MAX1263 is available in a 24-pin QSOP. For pin-compatible +5V, 12-bit versions, refer to the MAX1262/MAX1264 data sheet.

Applications

| Industrial Control Systems | Data Logging |
|----------------------------|--------------------|
| Energy Management | Patient Monitoring |
| Data-Acquisition Systems | Touch Screens |

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE | INL (LSB) |
|-------------|----------------|-------------|--------------|
| MAX1261ACEI | 0°C to +70°C | 28 QSOP | ±0.5 |
| MAX1261BCEI | 0°C to +70°C | 28 QSOP | ±1 |
| MAX1261AEEI | -40°C to +85°C | 28 QSOP | ±0.5 |
| MAX1261BEEI | -40°C to +85°C | 28 QSOP | ±1 |

Ordering Information continued at end of data sheet.

Features

- ♦ 12-Bit Resolution, ±0.5 LSB Linearity
- ♦ +3V Single Operation
- ♦ User-Adjustable Logic Level (+1.8V to +3.6V)
- ♦ Internal +2.5V Reference
- ♦ Software-Configurable, Analog Input Multiplexer 8-Channel Single Ended/
 - 4-Channel Pseudo-Differential (MAX1261)
 - 4-Channel Single Ended/
 - 2-Channel Pseudo-Differential (MAX1263)
- ♦ Software-Configurable, Unipolar/Bipolar Inputs
- **♦ Low Power**

1.9mA (250ksps)

1.0mA (100ksps)

400µA (10ksps)


2µA (Shutdown)

- ♦ Internal 3MHz Full-Power Bandwidth Track/Hold
- ♦ Byte-Wide Parallel (8 + 4) Interface
- ♦ Small Footprint

28-Pin QSOP (MAX1261)

24-Pin QSOP (MAX1263)

Pin Configurations



Typical Operating Circuits appear at end of data sheet.

MIXIM

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

| V _{DD} to GND | 0.3V to +6V |
|------------------------------------|--------------------------------|
| VLOGIC to GND | |
| CH0-CH7, COM to GND | 0.3V to $(V_{DD} + 0.3V)$ |
| REF, REFADJ to GND | 0.3V to $(V_{DD} + 0.3V)$ |
| Digital Inputs to GND | |
| Digital Outputs (D0-D11, INT) to G | ND0.3V to $(V_{LOGIC} + 0.3V)$ |

| Continuous Power Dissipation ($T_A = +70^{\circ}C$) | |
|---|----------------|
| 24-Pin QSOP (derate 9.5mW/°C above +7 | 0°C)762mW |
| 28-Pin QSOP (derate 8.0mW/°C above +7 | 0°C)667mW |
| Operating Temperature Ranges | |
| MAX1261_C/MAX1263_C | 0°C to +70°C |
| MAX1261_E/MAX1263_E | 40°C to +85°C |
| Storage Temperature Range | 65°C to +150°C |
| Lead Temperature (soldering, 10s) | +300°C |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = V_{LOGIC} = +2.7V \text{ to } +3.6V, COM = GND, REFADJ = V_{DD}, V_{REF} = +2.5V, 4.7\mu\text{F} \text{ capacitor at REF pin, } f_{CLK} = 4.8MHz (50\% duty cycle); T_{A} = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. } Typical values are at T_{A} = +25^{\circ}\text{C.})$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|--|----------------|---|-----------|-------------|----------|--------|
| DC ACCURACY (Note 1) | | | l . | | | |
| Resolution | RES | | 12 | | | Bits |
| Polotivo Acquirocy (Note 2) | INL | MAX126_A | | | ±0.5 | LSB |
| Relative Accuracy (Note 2) | IINL | MAX126_B | | | ±1 | LOD |
| Differential Nonlinearity | DNL | No missing codes overtemperature | | | ±1 | LSB |
| Offset Error | | | | | ±4 | LSB |
| Gain Error | | (Note 3) | | | ±4 | LSB |
| Gain Temperature Coefficient | | | | ±2.0 | | ppm/°C |
| Channel-to-Channel Offset Matching | | | | ±0.2 | | LSB |
| DYNAMIC SPECIFICATIONS (fix | N(sine wave) = | = 50kHz, V _{IN} = 2.5V _{P-P} , 250ksps, external f _{CLK} = | 4.8MHz, I | oipolar inp | ut mode) |) |
| Signal-to-Noise Plus Distortion | SINAD | | 67 | 70 | | dB |
| Total Harmonic Distortion (Including 5th-Order Harmonic) | THD | | | | -78 | dB |
| Spurious-Free Dynamic Range | SFDR | | 80 | | | dB |
| Intermodulation Distortion | IMD | $f_{\text{IN1}} = 49\text{kHz}$, $f_{\text{IN2}} = 52\text{kHz}$ | | 76 | | dB |
| Channel-to-Channel Crosstalk | | f _{IN} = 125kHz, V _{IN} = 2.5V _{P-P} (Note 4) | | -78 | | dB |
| Full-Linear Bandwidth | | SINAD > 68dB | | 250 | | kHz |
| Full-Power Bandwidth | | -3dB rolloff | | 3 | | MHz |
| CONVERSION RATE | | | ll . | | | |
| | | External clock mode | 3.3 | | | |
| Conversion Time (Note 5) | tCONV | External acquisition/internal clock mode | 2.5 | 3.0 | 3.5 | μs |
| | | Internal acquisition/internal clock mode | 3.2 | 3.6 | 4.1 | |
| Track/Hold Acquisition Time | tACQ | | | | 625 | ns |
| Aperture Delay | | External acquisition or external clock mode | | 50 | | ns |
| Aperture Jitter | | External acquisition or external clock mode | | <50 | | ps |
| Aperture ditter | | Internal acquisition/internal clock mode | | <200 | | ρδ |
| External Clock Frequency | fCLK | | 0.1 | | 4.8 | MHz |
| Duty Cycle | | | 30 | | 70 | % |

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = V_{LOGIC} = +2.7V \text{ to } +3.6V, COM = GND, REFADJ = V_{DD}, V_{REF} = +2.5V, 4.7\mu\text{F}$ capacitor at REF pin, $f_{CLK} = 4.8\text{MHz}$ (50% duty cycle); $T_{A} = T_{MIN}$ to T_{MAX} unless otherwise noted. Typical values are at $T_{A} = +25^{\circ}\text{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS | |
|--|-------------------|---|-----------------------|-------|---------------------------|--------|--|
| ANALOG INPUTS | 1 | | ' | | | | |
| Analog Input Voltage Range, Single Ended and Differential | V _{IN} | Unipolar, V _{COM} = 0 | 0 | | V _{REF} | V | |
| (Note 6) | | Bipolar, V _{COM} = V _{REF} / 2 | -V _{REF} /2 | | +V _{REF} /2 | | |
| Multiplexer Leakage Current | | On-/off-leakage current, V _{IN} = 0 or V _{DD} | | ±0.01 | ±1 | μΑ | |
| Input Capacitance | CIN | | | 12 | | рF | |
| INTERNAL REFERENCE | | | | | | | |
| REF Output Voltage | | | 2.49 | 2.5 | 2.51 | V | |
| REF Short-Circuit Current | | | | 15 | | mA | |
| REF Temperature Coefficient | TC _{REF} | $T_A = 0$ °C to +70°C | | ±20 | | ppm/°C | |
| REFADJ Input Range | | For small adjustments | | ±100 | | mV | |
| REFADJ High Threshold | | To power down the internal reference | V _{DD} - 1.0 | | | V | |
| Load Regulation | | 0 to 0.5mA output load (Note 7) | | 0.2 | | mV/mA | |
| Capacitive Bypass at REFADJ | | | | 0.01 | 1 | μF | |
| Capacitive Bypass at REF | | | 4.7 | | 10 | μF | |
| EXTERNAL REFERENCE AT R | EF | | | | | | |
| REF Input Voltage Range | V _{REF} | | 1.0 | | V _{DD} + 50mV | V | |
| DEE land to consider | | V _{REF} = 2.5V, f _{SAMPLE} = 250ksps | | 200 | 300 | μΑ | |
| REF Input Current | IREF | Shutdown mode | | | 2 | | |
| DIGITAL INPUTS AND OUTPUT | гѕ | | | | | | |
| Input High Voltage | VIH | V _{LOGIC} = 2.7V | 2.0 | | | \/ | |
| input riigh voitage | VIH | V _{LOGIC} = 1.8V | 1.5 | | | V | |
| Input Low Voltage | V _{IL} | V _{LOGIC} = 2.7V | | | 0.8 | V | |
| input Low Voltage | \ \v | V _{LOGIC} = 1.8V | | | 0.5 | V | |
| Input Hysteresis | V _{HYS} | | | 200 | | mV | |
| Input Leakage Current | I _{IN} | V _{IN} = 0 or V _{DD} | | ±0.1 | ±1 | μΑ | |
| Input Capacitance | CIN | | | 15 | | pF | |
| Output Low Voltage | V _{OL} | I _{SINK} = 1.6mA | | | 0.4 | V | |
| Output High Voltage | VoH | ISOURCE = 1mA | V _{LOGIC} - | 0.5 | | V | |
| Tri-State Leakage Current | ILEAKAGE | $\overline{\text{CS}} = \text{V}_{\text{DD}}$ | | ±0.1 | ±1 | μΑ | |
| Tri-State Output Capacitance | Cout | $\overline{\text{CS}} = V_{\text{DD}}$ | | 15 | | pF | |

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = V_{LOGIC} = +2.7V \text{ to } +3.6V, COM = GND, REFADJ = V_{DD}, V_{REF} = +2.5V, 4.7\mu\text{F}$ capacitor at REF pin, $f_{CLK} = 4.8\text{MHz}$ (50% duty cycle); $T_{A} = T_{MIN}$ to T_{MAX} unless otherwise noted. Typical values are at $T_{A} = +25^{\circ}\text{C}$.)

| SYMBOL | CONE | MIN | TYP | MAX | UNITS | |
|-----------------|--------------------------------------|--|--|------|-----------------------|------|
| | | | | | | |
| V _{DD} | | | 2.7 | | 3.6 | V |
| VLOGIC | | | 1.8 | | V _{DD} + 0.3 | V |
| Ipp | Operating mode, fSAMPLE = 250ksps | Internal reference | | 2.3 | 2.6 | - mA |
| | | External reference | | 1.9 | 2.3 | |
| | Ctandby mada | Internal reference | | 0.9 | 1.2 | |
| | Stariuby mode | External reference | | 0.5 | 0.8 | |
| | Shutdown mode | | | 2 | 10 | μΑ |
| 1 | 0 00-5 | fsample = 250ksps | | | 150 | μA |
| ILOGIC | | Not converting | | 2 | 10 | μA |
| PSR | $V_{DD} = 3V \pm 10\%$, full-s | cale input | | ±0.4 | ±0.9 | mV |
| | VLOGIC IDD | VDD VLOGIC Operating mode, fSAMPLE = 250ksps Standby mode Shutdown mode ILOGIC CL = 20pF | VDD VLOGIC Operating mode, fsAMPLE = 250ksps Standby mode Internal reference External reference External reference External reference External reference Shutdown mode ILOGIC CL = 20pF Not converting | VDD | VDD | VDD |

TIMING CHARACTERISTICS

 $(V_{DD} = V_{LOGIC} = +2.7V \text{ to } +3.6V, COM = GND, REFADJ = V_{DD}, V_{REF} = +2.5V, 4.7\mu\text{F} \text{ capacitor at REF pin, } f_{CLK} = 4.8\text{MHz} (50\% \text{ duty cycle}); T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. } T_{YDICAL} \text{ values are at } T_A = +25^{\circ}\text{C.})$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|---------------------------------|-----------------|-------------------------------------|-----|-----|-----|-------|
| CLK Period | tcp | | 208 | | | ns |
| CLK Pulse Width High | t _{CH} | | 40 | | | ns |
| CLK Pulse Width Low | tcL | | 40 | | | ns |
| Data Valid to WR Rise Time | tDS | | 40 | | | ns |
| WR Rise to Data Valid Hold Time | t _{DH} | | 0 | | | ns |
| WR to CLK Fall Setup Time | tcws | | 40 | | | ns |
| CLK Fall to WR Hold Time | tcwH | | 40 | | | ns |
| CS to CLK or WR Setup Time | tcsws | | 60 | | | ns |
| CLK or WR to CS Hold Time | tcswh | | 0 | | | ns |
| CS Pulse Width | tcs | | 100 | | | ns |
| WR Pulse Width | twR | (Note 8) | 60 | | | ns |
| CS Rise to Output Disable | t _{TC} | C _{LOAD} = 20pF (Figure 1) | 20 | | 100 | ns |

TIMING CHARACTERISTICS (continued)

 $(V_{DD} = V_{LOGIC} = +2.7V \text{ to } +3.6V, COM = GND, REFADJ = V_{DD}, V_{REF} = +2.5V, 4.7\mu\text{F} \text{ capacitor at REF pin, } f_{CLK} = 4.8\text{MHz} (50\% \text{ duty cycle}); T_{A} = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_{A} = +25^{\circ}\text{C.})$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|------------------------------|-------------------|------------------------------------|-----|-----|-----|-------|
| RD Rise to Output Disable | t _{TR} | C _{LOAD} = 20pF, Figure 1 | 20 | | 70 | ns |
| RD Fall to Output Data Valid | t _{DO} | C _{LOAD} = 20pF, Figure 1 | 20 | | 70 | ns |
| HBEN to Output Data Valid | t _{DO1} | C _{LOAD} = 20pF, Figure 1 | 20 | | 110 | ns |
| RD Fall to INT High Delay | t _{INT1} | C _{LOAD} = 20pF, Figure 1 | | | 100 | ns |
| CS Fall to Output Data Valid | t _{DO2} | C _{LOAD} = 20pF, Figure 1 | | | 110 | ns |

- **Note 1:** Tested at V_{DD} = +3V, COM = GND, unipolar single-ended input mode.
- Note 2: Relative accuracy is the deviation of the analog value at any code from its theoretical value after offset and gain errors have been removed.
- Note 3: Offset nulled.
- Note 4: On channel is grounded; sine wave applied to off channels.
- Note 5: Conversion time is defined as the number of clock cycles times the clock period; clock has 50% duty cycle.
- Note 6: Input voltage range referenced to negative input. The absolute range for the analog inputs is from GND to VDD.
- Note 7: External load should not change during conversion for specified accuracy.
- Note 8: When bit 5 is set low for internal acquisition, WR must not return low until after the first falling clock edge of the conversion.





Figure 1. Load Circuits for Enable/Disable Times


Typical Operating Characteristics

 $(V_{DD} = V_{LOGIC} = +3V, V_{REF} = +2.500V, f_{CLK} = 4.8MHz, C_{L} = 20pF, T_{A} = +25^{\circ}C, unless otherwise noted.)$



Typical Operating Characteristics (continued)

 $(V_{DD} = V_{LOGIC} = +3V, V_{REF} = +2.500V, f_{CLK} = 4.8MHz, C_{L} = 20pF, T_{A} = +25^{\circ}C, unless otherwise noted.)$



Pin Description

| PIN | | | |
|---------|---------|---------------------|---|
| MAX1261 | MAX1263 | NAME | FUNCTION |
| 1 | 1 | HBEN | High Byte Enable. Used to multiplex the 12-bit conversion result: 1: Four MSBs are multiplexed on the data bus. 0: Eight LSBs are available on the data bus. |
| 2 | 2 | D7 | Tri-State Digital I/O Line (D7) |
| 3 | 3 | D6 | Tri-State Digital I/O Line (D6) |
| 4 | 4 | D5 | Tri-State Digital I/O Line (D5) |
| 5 | 5 | D4 | Tri-State Digital I/O Line (D4) |
| 6 | 6 | D3/D11 | Tri-State Digital I/O Line (D3, HBEN = 0; D11, HBEN = 1) |
| 7 | 7 | D2/D10 | Tri-State Digital I/O Line (D2, HBEN = 0; D10, HBEN = 1) |
| 8 | 8 | D1/D9 | Tri-State Digital I/O Line (D1, HBEN = 0; D9, HBEN = 1) |
| 9 | 9 | D0/D8 | Tri-State Digital I/O Line (D0, HBEN = 0; D8, HBEN = 1) |
| 10 | 10 | ĪNT | INT goes low when the conversion is complete and the output data is ready. |
| 11 | 11 | RD | Active-Low Read Select. If $\overline{\text{CS}}$ is low, a falling edge on $\overline{\text{RD}}$ enables the read operation on the data bus. |
| 12 | 12 | WR | Active-Low Write Select. When $\overline{\text{CS}}$ is low in internal acquisition mode, a rising edge on $\overline{\text{WR}}$ latches in configuration data and starts an acquisition plus a conversion cycle. When $\overline{\text{CS}}$ is low in external acquisition mode, the first rising edge on $\overline{\text{WR}}$ ends acquisition and starts a conversion. |
| 13 | 13 | CLK | Clock Input. In external clock mode, drive CLK with a TTL-/CMOS-compatible clock. In internal clock mode, connect this pin to either VDD or GND. |
| 14 | 14 | CS | Active-Low Chip Select. When $\overline{\text{CS}}$ is high, digital outputs (D7–D0) are high impedance. |
| 15 | _ | CH7 | Analog Input Channel 7 |
| 16 | _ | CH6 | Analog Input Channel 6 |
| 17 | _ | CH5 | Analog Input Channel 5 |
| 18 | _ | CH4 | Analog Input Channel 4 |
| 19 | 15 | CH3 | Analog Input Channel 3 |
| 20 | 16 | CH2 | Analog Input Channel 2 |
| 21 | 17 | CH1 | Analog Input Channel 1 |
| 22 | 18 | CH0 | Analog Input Channel 0 |
| 23 | 19 | COM | Ground Reference for Analog Inputs. Sets zero-code voltage in single-ended mode and must be stable to ±0.5 LSB during conversion. |
| 24 | 20 | GND | Analog and Digital Ground |
| 25 | 21 | REFADJ | Bandgap Reference Output/Bandgap Reference Buffer Input. Bypass to GND with a 0.01µF capacitor. When using an external reference, connect REFADJ to V _{DD} to disable the internal bandgap reference. |
| 26 | 22 | REF | Bandgap Reference Buffer Output/External Reference Input. Add a 4.7µF capacitor to GND when using the internal reference. |
| 27 | 23 | V _{DD} | Analog +5V Power Supply. Bypass with a 0.1µF capacitor to GND. |
| 28 | 24 | V _L OGIC | Digital Power Supply. V _{LOGIC} powers the digital outputs of the data converter and can range from +1.8V to (V _{DD} + 300mV). |

Detailed Description

Converter Operation

The MAX1261/MAX1263 ADCs use a successive-approximation (SAR) conversion technique and an input track/hold (T/H) stage to convert an analog input signal to a 12-bit digital output. Their parallel (8 + 4) output format provides an easy interface to standard microprocessors (µPs). Figure 2 shows the simplified internal architecture of the MAX1261/MAX1263.

Single-Ended and Pseudo-Differential Operation

The sampling architecture of the ADC's analog comparator is illustrated in the equivalent input circuit in Figure 3. In single-ended mode, IN+ is internally switched to channels CH0-CH7 for the MAX1261 (Figure 3a) and to CH0-CH3 for the MAX1263 (Figure 3b), while IN- is switched to COM (Table 3).

In differential mode, IN+ and IN- are selected from analog input pairs (Table 4) and are internally switched to

either of the analog inputs. This configuration is pseudo-differential in that only the signal at IN+ is sampled. The return side (IN-) must remain stable within ± 0.5 LSB (± 0.1 LSB for best performance) with respect to GND during a conversion. To accomplish this, connect a $0.1\mu F$ capacitor from IN- (the selected input) to GND.

During the acquisition interval, the channel selected as the positive input (IN+) charges capacitor C_{HOLD}. At the end of the acquisition interval, the T/H switch opens, retaining charge on C_{HOLD} as a sample of the signal at IN+.

The conversion interval begins with the input multiplexer switching C_{HOLD} from the positive input (IN+) to the negative input (IN-). This unbalances node zero at the comparator's positive input. The capacitive digital-to-analog converter (DAC) adjusts during the remainder of the conversion cycle to restore node 0 to 0V within the limits of 12-bit resolution. This action is equivalent to transferring a 12pF[(VIN+) - (VIN-)] charge from CHOLD to the binary-weighted capacitive DAC, which in turn forms a digital representation of the analog input signal.




Figure 2. Simplified Internal Architecture for 8-/4-Channel MAX1261/MAX1263




Figure 3a. MAX1261 Simplified Input Structure




Figure 3b. MAX1263 Simplified Input Structure

Analog Input Protection

Internal protection diodes, which clamp the analog input to V_{DD} and GND, allow each input channel to swing within (GND - 300mV) to (V_{DD} + 300mV) without damage. However, for accurate conversions near full scale, both inputs must not exceed (V_{DD} + 50mV) or be less than (GND - 50mV).

If an off-channel analog input voltage exceeds the supplies by more than 50mV, limit the forward-bias input current to 4mA.

Track/Hold

The MAX1261/MAX1263 T/H stage enters its tracking mode on the rising edge of $\overline{\text{WR}}$. In external acquisition mode, the part enters its hold mode on the next rising edge of $\overline{\text{WR}}$. In internal acquisition mode, the part enters its hold mode on the fourth falling edge of clock after writing the control byte. Note that, in internal clock mode, this occurs approximately 1µs after writing the control byte. In single-ended operation, IN- is connected to COM and the converter samples the positive (+) input. In pseudo-differential operation, IN- connects to the negative (-) input, and the difference of |(IN+)-(IN-)| is sampled. At the beginning of the next conversion, the positive input connects back to IN+ and CHOLD charges to the input signal.

The time required for the T/H stage to acquire an input signal depends on how quickly its input capacitance is charged. If the input signal's source impedance is high, the acquisition time lengthens, and more time must be allowed between conversions. The acquisition time, tACQ, is the maximum time the device takes to acquire the signal and is also the minimum time required for the signal to be acquired. Calculate this with the following equation:

$$t_{ACQ} = 9(R_S + R_{IN})C_{IN}$$

where Rs is the source impedance of the input signal, RIN (800 Ω) is the input resistance, and CIN (12pF) is the ADC's input capacitance. Source impedances below 3k Ω have no significant impact on the MAX1261/MAX1263s' AC performance.

Higher source impedances can be used if a $0.01\mu F$ capacitor is connected to the individual analog inputs. Together with the input impedance, this capacitor forms an RC filter, limiting the ADC's signal bandwidth.

Input Bandwidth

The MAX1261/MAX1263 T/H stage offers a 250kHz full-linear and a 3MHz full-power bandwidth, enabling these parts to use undersampling techniques to digitize high-speed transients and measure periodic signals with bandwidths exceeding the ADC's sampling rate. To avoid high-frequency signals being aliased into the frequency band of interest, anti-alias filtering is recommended.

Starting a Conversion

Initiate a conversion by writing a control byte that selects the multiplexer channel and configures the MAX1261/MAX1263 for either unipolar or bipolar operation. A write pulse $(\overline{WR} + \overline{CS})$ can either start an acquisition interval or initiate a combined acquisition plus

conversion. The sampling interval occurs at the end of the acquisition interval. The ACQMOD (acquisition mode) bit in the input control byte (Table 1) offers two options for acquiring the signal: an internal and an external acquisition. The conversion period lasts for 13 clock cycles in either the internal or external clock or acquisition mode. Writing a new control byte during a conversion cycle aborts the conversion and starts a new acquisition interval.

Internal Acquisition

Select internal acquisition by writing the control byte with the ACQMOD bit cleared (ACQMOD = 0). This causes the write pulse to initiate an acquisition interval whose duration is internally timed. Conversion starts when this acquisition interval ends (three external cycles or approximately 1µs in internal clock mode) (Figure 4). Note that, when the internal acquisition is combined with the internal clock, the aperture jitter can be as high as 200ps. Internal clock users wishing to achieve the 50ps jitter specification should always use external acquisition mode.

External Acquisition

Use external acquisition mode for precise control of the sampling aperture and/or dependent control of acquisition and conversion times. The user controls acquisition and start-of-conversion with two separate write pulses. The first pulse, written with ACQMOD = 1, starts an acquisition interval of indeterminate length. The second write pulse, written with ACQMOD = 0, terminates acquisition and starts conversion on $\overline{\text{WR}}$'s rising edge (Figure 5).

The address bits for the input multiplexer must have the same values on the first and second write pulse. Power-down mode bits (PD0, PD1) can assume new values on the second write pulse (see the *Power-Down Modes* section). Changing other bits in the control byte corrupts the conversion.

Reading a Conversion

A standard interrupt signal, \overline{INT} , is provided to allow the MAX1261/MAX1263 to flag the μP when the conversion has ended and a valid result is available. \overline{INT} goes low when the conversion is complete and the output data is ready (Figures 4 and 5). It returns high on the first read cycle or if a new control byte is written.

Table 1. Control Byte Functional Description

| BIT | NAME | | FUNCTION | | | | | | |
|------------|------------|--|---|--|--|--|--|--|--|
| | | PD1 and PD0 select the various clock and power-down modes. | | | | | | | |
| | | 0 | 0 | Full power-down mode. Clock mode is unaffected. | | | | | |
| D7, D6 | PD1, PD0 | 0 | 1 | Standby power-down mode. Clock mode is unaffected. | | | | | |
| | | 1 | 0 | Normal operation mode. Internal clock mode selected. | | | | | |
| | | 1 | 1 Normal operation mode. External clock mode selected. | | | | | | |
| D5 | ACQMOD | l | ACQMOD = 0: Internal acquisition mode ACQMOD = 1: External acquisition mode | | | | | | |
| D4 | SGL/DIF | SGL/D In sing | SGL/DIF = 0: Pseudo-differential analog input mode SGL/DIF = 1: Single-ended analog input mode In single-ended mode, input signals are referred to COM. In pseudo-differential mode, the voltage difference between two channels is measured (Tables 2 and 3). | | | | | | |
| D3 | UNI/BIP | UNI/BI In unip | UNI/ $\overline{\text{BIP}}$ = 0: Bipolar mode UNI/ $\overline{\text{BIP}}$ = 1: Unipolar mode In unipolar mode, an analog input signal from 0 to V _{REF} can be converted; in bipolar mode, the signal can range from -V _{REF} /2 to +V _{REF} /2. | | | | | | |
| D2, D1, D0 | A2, A1, A0 | l | Address bits A2, A1, A0 select which of the 8/4 (MAX1261/MAX1263) channels are to be converted (Tables 3 and 4). | | | | | | |




Figure 4. Conversion Timing Using Internal Acquisition Mode




Figure 5. Conversion Timing Using External Acquisition Mode

Selecting Clock Mode

The MAX1261/MAX1263 operate with either an internal or an external clock. Control bits D6 and D7 select either internal or external clock mode. The parts retain the last-requested clock mode if a power-down mode is selected in the current input word. For both internal and external clock mode, internal or external acquisition can be used. At power-up, the MAX1261/MAX1263 enter the default external clock mode.

Internal Clock Mode

Select internal clock mode to release the μP from the burden of running the SAR conversion clock. To select this mode, bit D7 of the control byte must be set to 1 and bit D6 must be set to zero. The internal clock frequency is then selected, resulting in a conversion time of 3.6 μ s. When using the internal clock mode, tie the CLK pin either high or low to prevent the pin from floating.

External Clock Mode

To select the external clock mode, bits D6 and D7 of the control byte must be set to 1. Figure 6 shows the clock and WR timing relationship for internal (Figure 6a) and external (Figure 6b) acquisition modes with an external clock. For proper operation, a 100kHz to 4.8MHz clock frequency with 30% to 70% duty cycle is recommended. Operating the MAX1261/MAX1263 with clock frequencies lower than 100kHz is not recom-

mended, because it causes a voltage droop across the hold capacitor in the T/H stage that results in degraded performance.

Digital Interface

Input (control byte) and output data are multiplexed on a tri-state parallel interface. This parallel interface (I/O) can easily be interfaced with standard $\mu Ps.$ Signals $\overline{CS}, \overline{WR},$ and \overline{RD} control the write and read operations. \overline{CS} represents the chip-select signal, which enables a μP to address the MAX1261/MAX1263 as an I/O port. When high, \overline{CS} disables the CLK, $\overline{WR},$ and \overline{RD} inputs and forces the interface into a high-impedance (high-Z) state.

Input Format

The control byte is latched into the device on pins D7–D0 during a write command. Table 2 shows the control byte format.

Output Format

The output format for both the MAX1261/MAX1263 is binary in unipolar mode and two's complement in bipolar mode. When reading the output data, \overline{CS} and \overline{RD} must be low. When HBEN = 0, the lower 8 bits are read. With HBEN = 1, the upper 4 bits are available and the output data bits D7–D4 are set either low in unipolar mode or set to the value of the MSB in bipolar mode (Table 5).




Figure 6a. External Clock and WR Timing (Internal Acquisition Mode)




Figure 6b. External Clock and WR Timing (External Acquisition Mode)

Table 2. Control Byte Format

| D7 (MSB) | D6 | D5 | D4 | D3 | D2 | D1 | D0 (LSB) |
|----------|-----|--------|---------|---------|----|----|----------|
| PD1 | PD0 | ACQMOD | SGL/DIF | UNI/BIP | A2 | A1 | A0 |

Table 3. Channel Selection for Single-Ended Operation (SGL/DIF = 1)

| A2 | A 1 | A0 | CH0 | CH1 | CH2 | СНЗ | CH4* | CH5* | CH6* | CH7* | СОМ |
|----|------------|----|-----|-----|-----|-----|------|------|------|------|-----|
| 0 | 0 | 0 | + | | | | | | | | - |
| 0 | 0 | 1 | | + | | | | | | | - |
| 0 | 1 | 0 | | | + | | | | | | - |
| 0 | 1 | 1 | | | | + | | | | | - |
| 1 | 0 | 0 | | | | | + | | | | - |
| 1 | 0 | 1 | | | | | | + | | | - |
| 1 | 1 | 0 | | | | | | | + | | - |
| 1 | 1 | 1 | | | | | | | | + | - |

^{*}Channels CH4-CH7 apply to MAX1261 only.

Table 4. Channel Selection for Pseudo-Differential Operation (SGL/ \overline{DIF} = 0)

| A2 | A1 | A0 | CH0 | CH1 | CH2 | СНЗ | CH4* | CH5* | CH6* | CH7* |
|----|----|----|-----|-----|-----|-----|------|------|------|------|
| 0 | 0 | 0 | + | - | | | | | | |
| 0 | 0 | 1 | - | + | | | | | | |
| 0 | 1 | 0 | | | + | - | | | | |
| 0 | 1 | 1 | | | - | + | | | | |
| 1 | 0 | 0 | | | | | + | - | | |
| 1 | 0 | 1 | | | | | - | + | | |
| 1 | 1 | 0 | | | | | | | + | - |
| 1 | 1 | 1 | | | | | | | - | + |

^{*}Channels CH4-CH7 apply to MAX1261 only.

Applications Information

Power-On Reset

When power is first applied, internal power-on reset circuitry activates the $\underline{\text{MAX}1261/\text{MAX}1263}$ in external clock mode and sets $\overline{\text{INT}}$ high. After the power supplies stabilize, the internal reset time is 10µs, and no conversions should be attempted during this phase. When using the internal reference, 500µs is required for VREF to stabilize.

Internal and External Reference

The MAX1261/MAX1263 can be used with an internal or external reference voltage. An external reference can be connected directly to REF or REFADJ.

An internal buffer is designed to provide +2.5V at REF for both the MAX1261 and the MAX1263. The internally trimmed +1.22V reference is buffered with a +2.05V/V gain.

Table 5. Data-Bus Output (8 + 4 Parallel Interface)

| | T | | | | | |
|----------|-------------|--------------------------|---------------------------|--|--|--|
| PIN | HBEN = 0 | HBEN = 1 | | | | |
| D0 | BIT 0 (LSB) | BI | Г8 | | | |
| D1 | BIT 1 | BIT 9 | | | | |
| D2 BIT 2 | | BIT 10 | | | | |
| D3 | BIT 3 | BIT 11 | (MSB) | | | |
| D4 | BIT 4 | BIPOLAR (UNI/BIP = 0) | UNIPOLAR (UNI/BIP = 1) | | | |
| | | BIT 11 | 0 | | | |
| D5 | BIT 5 | BIT 11 | 0 | | | |
| D6 | BIT 6 | BIT 11 | 0 | | | |
| D7 | BIT 7 | BIT 11 | 0 | | | |

Internal Reference

With the internal reference, the full-scale range is $\pm 2.5V$ with unipolar inputs and $\pm 1.25V$ with bipolar inputs. The internal reference buffer allows for small adjustments ($\pm 100mV$) in the reference voltage (Figure 7).

Note that the reference buffer must be compensated with an external capacitor (4.7 μ F min) connected between REF and GND to reduce reference noise and switching spikes from the ADC. To further minimize noise on the reference, connect a 0.01 μ F capacitor between REFADJ and GND.

External Reference

With both the MAX1261 and MAX1263, an external reference can be placed at either the input (REFADJ) or the output (REF) of the internal reference buffer amplifier.

Using the REFADJ input makes buffering the external reference unnecessary. The REFADJ input impedance is typically $17k\Omega$.




Figure 7. Reference Voltage Adjustment with External Potentiometer

When applying an external reference to REF, disable the internal reference buffer by connecting REFADJ to VDD. The DC input resistance at REF is $25 k\Omega$. Therefore, an external reference at REF must deliver up to $200\mu A$ DC load current during a conversion and have an output impedance less than 10Ω . If the reference has higher output impedance or is noisy, bypass it close to the REF pin with a $4.7\mu F$ capacitor.

Power-Down Modes

Save power by placing the converter in a low-current shutdown state between conversions. Select standby mode or shutdown mode using bits D6 and D7 of the control byte (Tables 1 and 2). In both software powerdown modes, the parallel interface remains active, but the ADC does not convert.

Standby Mode

While in standby mode, the supply current is 850µA (typ). The part powers up on the next rising edge on WR and is ready to perform conversions. This quick turn-on time allows the user to realize significantly reduced power consumption for conversion rates below 250ksps.

Shutdown Mode

Shutdown mode turns off all chip functions that draw quiescent current, reducing the typical supply current to 2µA immediately after the current conversion is completed. A

rising edge on $\overline{\text{WR}}$ causes the MAX1261/MAX1263 to exit shutdown mode and return to normal operation. To achieve full 12-bit accuracy with a 4.7 μ F reference bypass capacitor, 500 μ s is required after power-up. Waiting 500 μ s in standby mode, instead of in full-power mode, can reduce power consumption by a factor of 3 or more. When using an external reference, only 50 μ s is required after power-up. Enter standby mode by performing a dummy conversion with the control byte specifying standby mode.

Note: Bypassing capacitors larger than 4.7µF between REF and GND results in longer power-up delays.

Transfer Function

Table 6 shows the full-scale voltage ranges for unipolar and bipolar modes.

Figure 8 depicts the nominal, unipolar input/output (I/O) transfer function and Figure 9 shows the bipolar I/O transfer function. Code transitions occur halfway between successive-integer LSB values. Output coding is binary, with 1 LSB = (VREF / 4096).

Maximum Sampling Rate/ Achieving 300ksps

When running at the maximum clock frequency of 4.8MHz, the specified throughput of 250ksps is achieved by completing a conversion every 19 clock cycles: 1 write cycle, 3 acquisition cycles, 13 conver-




Figure 8. Unipolar Transfer Function




Figure 9. Bipolar Transfer Function

Table 6. Full Scale and Zero Scale for Unipolar and Bipolar Operation

| UNIPOLA | AR MODE | BIPOLAR MODE | | | |
|------------|------------|---------------------|----------------------------|--|--|
| Full scale | VREF + COM | Positive full scale | V _{REF} /2 + COM | | |
| Zero scale | СОМ | Zero scale | СОМ | | |
| _ | _ | Negative full scale | -V _{REF} /2 + COM | | |

sion cycles, and 2 read cycles. This assumes that the results of the last conversion are read before the next control byte is written. Throughputs up to 300ksps can be achieved by first writing a control word to begin the acquisition cycle of the next conversion, then reading the results of the previous conversion from the bus (Figure 10). This technique allows a conversion to be completed every 16 clock cycles. Note that the switching of the data bus during acquisition or conversion can cause additional supply noise, which can make it difficult to achieve true 12-bit performance.

Layout, Grounding, and Bypassing

For best performance, use printed circuit (PC) boards. Wire-wrap configurations are not recommended since the layout should ensure proper separation of analog and digital traces. Do not run analog and digital lines parallel to each other, and do not lay out digital signal paths underneath the ADC package. Use separate analog and digital PC board ground sections with only one star point (Figure 11) connecting the two ground systems (analog and digital). For lowest noise operation, ensure the ground return to the star ground's power supply is low impedance and as short as possible. Route digital signals far away from sensitive analog and reference inputs.

High-frequency noise in the power supply (VDD) could influence the proper operation of the ADC's fast comparator. Bypass VDD to the star ground with a network of two parallel capacitors, 0.1 μ F and 4.7 μ F, located as close as possible to the MAX1261/MAX1263s' power-supply pin. Minimize capacitor lead length for best supply-noise rejection; add an attenuation resistor (5 Ω) if the power supply is extremely noisy.

Definitions

Integral Nonlinearity

Integral nonlinearity (INL) is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best-straight-line fit or a line drawn between the end points of the transfer function, once offset and gain errors have been nullified. The static linearity parameters for the MAX1261/MAX1263 are measured using the end-point method.

Differential Nonlinearity

Differential nonlinearity (DNL) is the difference between an actual step width and the ideal value of 1 LSB. A DNL error specification of less than 1 LSB guarantees no missing codes and a monotonic transfer function.

Aperture Definitions

Aperture jitter (t_{AJ}) is the sample-to-sample variation in the time between the samples. Aperture delay (t_{AD}) is the time between the rising edge of the sampling clock and the instant when an actual sample is taken.

Signal-to-Noise Ratio

For a waveform perfectly reconstructed from digital samples, signal-to-noise ratio (SNR) is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization error only and results directly from the ADC's resolution (N bits):

$$SNR = (6.02 \times N + 1.76)dB$$

In reality, there are other noise sources besides quantization noise: thermal noise, reference noise, clock jitter, etc. Therefore, SNR is computed by taking the ratio of the RMS signal to the RMS noise, which includes all spectral components minus the fundamental, the first five harmonics, and the DC offset.

Signal-to-Noise Plus Distortion

Signal-to-noise plus distortion (SINAD) is the ratio of the fundamental input frequency's RMS amplitude to the RMS equivalent of all other ADC output signals:

SINAD (dB) = 20 x log (Signal_{RMS} / Noise_{RMS})




Figure 10. Timing Diagram for Fastest Conversion

Effective Number of Bits

Effective number of bits (ENOB) indicates the global accuracy of an ADC at a specific input frequency and sampling rate. An ideal ADC error consists of quantization noise only. With an input range equal to the full-scale range of the ADC, calculate the effective number of bits as follows:

$$ENOB = (SINAD - 1.76) / 6.02$$

Total Harmonic Distortion

Total harmonic distortion (THD) is the ratio of the RMS sum of the first five harmonics of the input signal to the fundamental itself. This is expressed as:

THD = 20 x
$$log\left(\sqrt{({V_2}^2 + {V_3}^2 + {V_4}^2 + {V_5}^2)} / {V_1}\right)$$

where V_1 is the fundamental amplitude, and V_2 through V_5 are the amplitudes of the 2nd- through 5th-order harmonics.

Spurious-Free Dynamic Range

Spurious-free dynamic range (SFDR) is the ratio of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next-largest distortion component.





Figure 11. Power-Supply and Grounding Connections


Chip Information

TRANSISTOR COUNT: 5781
SUBSTRATE CONNECTED TO GND

Typical Operating Circuits



Pin Configurations (continued)



_Ordering Information (continued)

| PART | TEMP RANGE | PIN-PACKAGE | INL (LSB) |
|--------------|----------------|-------------|--------------|
| MAX1263ACEG* | 0°C to +70°C | 24 QSOP | ±0.5 |
| MAX1263BCEG* | 0°C to +70°C | 24 QSOP | ±1 |
| MAX1263AEEG* | -40°C to +85°C | 24 QSOP | ±0.5 |
| MAX1263BEEG* | -40°C to +85°C | 24 QSOP | ±1 |

^{*} Future product—contact factory for availability.