# 

## ±80V Fault-Protected High-Speed CAN Transceiver with Low-Power Management and Wake-On CAN

### **General Description**

**Applications** 

The MAX13041 ±80V fault-protected, high-speed con-

troller area network (CAN) transceiver is ideal for high-

speed automotive network applications where high reliability and advanced power management are

required. The device links a CAN protocol controller to

the physical bus wires of the controller area network

The extended fault-protected voltage range of  $\pm 80V$  on CAN bus lines allows for use in  $\pm 12V$  or  $\pm 42V$  automo-

tive, and higher voltage +24V and +36V mid-heavy truck

applications. Advanced power management features make the MAX13041 ideal for automotive electronic con-

trol unit (ECU) modules that are permanently supplied

by battery, regardless of the ignition switch position

(clamp-30, Type-A modules). The device controls one or more external voltage regulators to provide a low-power

sleep mode for an entire clamp-30 node. Wake-on CAN capability allows the MAX13041 to restore power to the

The MAX13041 is functionally compatible with the

Philips TJA1041A and is a pin-to-pin replacement with improved performance. The MAX13041 is available in a 14-pin SO package, and operates over the -40°C to

+12V Automotive—Clamp 30 Modules

+42V Automotive—Clamp 30 Modules +24V Mid-Heavy Truck—Clamp 30 Modules

Military and Commercial Aircraft

node upon detection of CAN bus activity.

+125°C automotive temperature range.

and allows communication at speeds up to 1Mbps.

**Features** 


- Functionally Compatible Pin-to-Pin Replacement for the Philips TJA1041A
- ±12kV HBM ESD Protection on CANH, CANL
- ±80V Fault Protection on CANH, CANL, SPLIT; Up to +76V Operation on VBAT
- Fully Compatible with the ISO11898 Standard
- Low V<sub>BAT</sub> Supply Current in Standby and Sleep Modes (18µA Typical)
- Voltage Level Translation for Interfacing with +2.8V to +5.5V CAN Protocol Controllers
- Recessive Bus Stabilization (SPLIT)
- Allows Implementation of Large Networks

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX13041ASD+	-40°C to +125°C	14 SO
MAX13041ASD/V+	-40°C to +125°C	14 SO

+Denotes a lead(Pb)-free/RoHS-compliant package. N Denotes an automotive qualified part.

### **Typical Operating Circuit**



Pin Configuration appears at end of data sheet.

\_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

### **ABSOLUTE MAXIMUM RATINGS**

(All voltages referenced to GND.)

MAX13041

V <sub>CC</sub> , V <sub>I</sub> /O	0.3V to +6V
VBAT	
TXD, RXD, STB, EN, ERR	
INH, WAKE	
CANH, CANL, SPLIT	

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
14-Pin SO (derate 8.3mW/°C above +70°C)	.667mW
Operating Temperature Range40°C to	+125°C
Storage Temperature Range65°C to	+150°C
Junction Temperature	.+150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = +4.75V \text{ to } +5.25V, V_{I/O} = +2.8V \text{ to } V_{CC}, V_{BAT} = +5V \text{ to } +76V, T_A = T_{MIN} \text{ to } T_{MAX}, R_L = 60\Omega$ , unless otherwise noted. Typical values are at  $V_{CC} = +5V$ ,  $V_{I/O} = +3.3V$ ,  $V_{BAT} = +12V$  and  $T_A = +25^{\circ}C$ .) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS	
V <sub>CC</sub> Input Voltage	V <sub>CC</sub>	Operating range	4.75		5.25	V	
V <sub>I/O</sub> Input Voltage	V <sub>I/O</sub>	Operating range	2.80		5.25	V	
V <sub>BAT</sub> Input Voltage	VBAT	Operating range	5		76	V	
V <sub>CC</sub> Undervoltage Detection Level for Forced Sleep Mode	V <sub>CC</sub> (SLEEP)		2.75	3.3	4.50	V	
V <sub>I/O</sub> Undervoltage Detection Level for Forced Sleep Mode	VI/O(SLEEP)		0.5	1.5	2.0	V	
V <sub>BAT</sub> Voltage Level for Failsafe Fallback Mode	VBAT(STBY)	V <sub>CC</sub> = +5V (fail-safe)	2.75	3.3	4.50	V	
V <sub>BAT</sub> Voltage Level for Setting PWON Flag	VBAT(PWON)	$V_{CC} = 0V$	2.5	3.3	4.1	V	
		Normal mode, V <sub>TXD</sub> = 0V (dominant)		55	80		
V <sub>CC</sub> Input Current	ICC	Normal or PWON/listen-only mode, $V_{TXD} = V_{I/O}$ (recessive)		6	10	mA	
		Standby or sleep mode		1.8	8	μA	
		Normal mode, V <sub>TXD</sub> = 0V (dominant)		230	700		
VI/O Input Current	II/O	Normal or PWON/listen-only mode, $V_{TXD} = V_{I/O}$ (recessive)		1	5	μA	
		Standby or sleep mode, V <sub>TXD</sub> = V <sub>I/O</sub>		0.7	3		

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +4.75V \text{ to } +5.25V, V_{I/O} = +2.8V \text{ to } V_{CC}, V_{BAT} = +5V \text{ to } +76V, T_A = T_{MIN} \text{ to } T_{MAX}, R_L = 60\Omega$ , unless otherwise noted. Typical values are at  $V_{CC} = +5V$ ,  $V_{I/O} = +3.3V$ ,  $V_{BAT} = +12V$  and  $T_A = +25^{\circ}C$ .) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
		Normal or PWON/listen-only mode, $V_{BAT} = +5V$ to +76V		20	40	
VBAT Input Current	IBAT	Standby mode, $V_{INH} = V_{WAKE} = V_{BAT} = +12V$		18	28	μA
		Sleep mode, $V_{INH} = V_{CC} = V_{I/O} = 0V$ , $V_{WAKE} = V_{BAT} = +12V$		18	28	
TRANSMITTER DATA INPUT	(TXD)					
High-Level Input Voltage	VIH		0.7 x V <sub>I/O</sub>		V <sub>I/O</sub> + 0.3	V
Low-Level Input Voltage	VIL				0.3 V <sub>I/O</sub>	V
High-Level Input Current	Ιн	$V_{TXD} = V_{I/O}$	-5	0	+5	μA
Low-Level Input Current	١ <sub>١Ľ</sub>	$V_{TXD} = 0.3 V_{I/O}$	-70	-250	-500	μA
Input Capacitance	Cl			5		pF
<b>RECEIVER DATA OUTPUT (R</b>	XD)					
High-Level Output Current	IOH	$V_{RXD} = V_{I/O} - 0.4V, V_{I/O} = V_{CC}$	-1	-3	-6	mA
Low-Level Output Current	IOL	$V_{RXD}$ = +0.4V, $V_{TXD}$ = $V_{I/O}$ , bus dominant	2	5	12	mA
STANDBY AND ENABLE CON	ITROL INPUTS	(STB AND EN)				
High-Level Input Voltage	VIH		0.7 x V <sub>I/O</sub>		V <sub>I/O</sub> + 0.3	V
Low-Level Input Voltage	VIL				0.3 V <sub>I/O</sub>	V
High-Level Input Current	ЦН	$V_{\overline{\text{STB}}} = V_{EN} = 0.7 \text{ V}_{I/O}$	1	4	10	μΑ
Low-Level Input Current	١ <sub>١</sub> ٢	$V_{\overline{STB}} = V_{EN} = 0V$	-1	0	+1	μA
ERROR AND POWER-ON IND	ICATION OUTP	UT (ERR)				
High-Level Output Current	I <sub>ОН</sub>	$V_{\overline{\text{ERR}}} = V_{I/O} - 0.4V, V_{I/O} = V_{CC}$	-4	-20	-50	μA
Low-Level Output Current	I <sub>OL</sub>	$V_{\overline{\text{ERR}}} = +0.4V$	0.10	0.2	0.35	mA
LOCAL WAKE-UP INPUT (WA	KE)					
High-Level Input Current	IIН	V <sub>WAKE</sub> = V <sub>BAT</sub> - 1.9V	-1	-5	-10	μA
Low-Level Input Current	١ <sub>١L</sub>	V <sub>WAKE</sub> = V <sub>BAT</sub> - 3.2V	1	5	10	μA
Threshold Voltage	VTH	$V_{\overline{STB}} = 0V$	V <sub>BAT</sub> - 3.2	V <sub>BAT</sub> - 2.5	V <sub>BAT</sub> - 1.9	V
INHIBIT OUTPUT (INH)						
High-Level Voltage Drop	$\Delta V_{H}$	I <sub>INH</sub> = -0.18mA	0.05	0.2	0.80	V
Leakage Current	_	Sleep mode		0	5	μA

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{CC} = +4.75V \text{ to } +5.25V, V_{I/O} = +2.8V \text{ to } V_{CC}, V_{BAT} = +5V \text{ to } +76V, T_A = T_{MIN} \text{ to } T_{MAX}, R_L = 60\Omega, \text{ unless otherwise noted. Typical values are at } V_{CC} = +5V, V_{I/O} = +3.3V, V_{BAT} = +12V \text{ and } T_A = +25^{\circ}C.) \text{ (Notes 1, 2)}$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	MAX	UNITS
BUS LINES (CANH AND CANL)	•						•
			CANH	3.00	3.7	4.25	
Dominant Output Voltage	VO(DOM)	V <sub>TXD</sub> = 0V CANL	CANL	0.50	1.3	1.75	V
Differential Bus Output Voltage		$V_{TXD} = 0V, 45\Omega$	$< R_{L} < 65\Omega$	1.50		3.0	V
(Vcanh - Vcanl)	VO(DIF)(BUS)	$V_{TXD} = V_{I/O}$ , no I	oad	-50		+50	mV
Recessive Output Voltage	VO(RECES)	Normal or PWON V <sub>TXD</sub> = V <sub>I/O</sub> , no I	J/listen-only mode; oad	2	2.4	3	V
		Standby or sleep	o mode, no load	-0.1	0	+0.1	V
			CANH, V <sub>CANH</sub> = -5V	-45	66	-95	
Short-Circuit Current	I <sub>O(SC)</sub>	$V_{TXD} = 0V$	CANL, V <sub>CANL</sub> = +40V (Note 3)	45	70	100	mA
Detectable Short-Circuit Resistance Among Bus Lines V <sub>BAT</sub> , V <sub>CC</sub> , and GND	RSC(BUS)	Normal mode		0		50	Ω
Recessive Output Current	IO(RECES)	-40V < V <sub>CANH</sub> , V	CANL < +40V	-3.1		+3.1	mA
Differential Receiver Threshold		-12V < V <sub>CANH</sub> , V <sub>CANL</sub> < +12V, normal or PWON/listen-only mode		0.5	0.7	0.9	V
Voltage	Vdif(th)	-12V < V <sub>CANH</sub> , V <sub>CANL</sub> < +12V, standby or sleep mode		0.50	0.76	1.15	V
Differential Receiver Hysteresis Voltage	V <sub>HYS(DIF)</sub>	Normal or PWON/listen-only mode -12V < V <sub>CANH</sub> ; V <sub>CANL</sub> < +12V			60		mV
Input Leakage Current	ILI	V <sub>CC</sub> = 0V; V <sub>CAN</sub>	$H = V_{CANL} = +5V$		200	280	μA
Common-Mode Input Resistance	RI(CM)	Standby or norm	al mode (Note 4)	15	25	35	kΩ
Common-Mode Input Resistance Matching	RI(CM)(M)	VCANH = VCANL		-3	0	+3	%
Differential Input Resistance	RI(DIF)	Standby or norm	al mode	25	50	75	kΩ
Common-Mode Input Capacitance	C <sub>I(CM)</sub>	V <sub>TXD</sub> = V <sub>CC</sub>			20		pF
Differential Input Capacitance	CI(DIF)	V <sub>TXD</sub> = V <sub>CC</sub>			10		pF
ESD Protection		Human Body Model (HBM)			±12		kV
COMMON-MODE STABILIZATIO	N (SPLIT)						
Output Voltage	Vo	Normal or PWON/listen-only mode -500µA < I <sub>SPLIT</sub> < +500µA		0.3 V <sub>CC</sub>	0.5 V <sub>CC</sub>	0.7 V <sub>CC</sub>	V
Leakage Current	_	Standby or sleep mode -40V < V <sub>SPLIT</sub> < +40V			0	5	μA
THERMAL PROTECTION							
Thermal Shutdown Threshold	TJ(SD)				165		°C
Thermal Shutdown Hysteresis	T <sub>J</sub> (SD)HYST				10		°C

### TIMING CHARACTERISTICS

 $(V_{CC} = +4.75V \text{ to } +5.25V, V_{I/O} = +2.8V \text{ to } V_{CC}, V_{BAT} = +5V \text{ to } +76V, T_A = T_{MIN} \text{ to } T_{MAX}, R_L = 60\Omega, \text{ unless otherwise noted. Typical values are at } V_{CC} = +5V, V_{I/O} = +3.3V, V_{BAT} = +12V \text{ and } T_A = +25^{\circ}C.) \text{ (Note 2)}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Delay TXD to Bus Active	tD(TXD-BUSON)	Normal mode (Figures 1 and 2)		46	100	ns
Delay TXD to Bus Inactive	tD(TXD-BUSOFF)	Normal mode (Figures 1 and 2)		60	100	ns
Delay Bus Active to RXD	tD(BUSON-RXD)	Normal or PWON/listen-only mode (Figures 1 and 2)		59	115	ns
Delay Bus Inactive to RXD	<sup>t</sup> D(BUSOFF-RXD)	Normal or PWON/listen-only mode (Figures 1 and 2)		60	160	ns
Undervoltage Detection Time on $V_{CC}$ and $V_{I/O}$	t∪v(vcc), t∪v(vI/O)	V <sub>BAT</sub> = +12V	5.0	8.4	12.5	ms
TXD Dominant Timeout	tDOM(TXD)	$V_{TXD} = 0V$	300	610	1000	μs
Bus Dominant Timeout	tDOM(BUS)	V <sub>O(DIF)</sub> BUS > 0.9V	300	620	1000	μs
Minimum Hold Time of Go-to-Sleep Command	th(MIN)	V <sub>BAT</sub> = +12V	17	34	56	μs
Dominant Time for Wake-Up Through Bus	<sup>t</sup> BUSDOM	Standby or sleep mode, V <sub>BAT</sub> = +12V, CANL = 0V, CANH pulse 0V to +2V (Note 5)	0.9	2	5.0	μs
Minimum Wake-Up Time After Receiving a Falling or Rising Edge on WAKE	twake	Standby or sleep mode; V <sub>BAT</sub> = +12V	5	25	50	μs


Note 1: Positive current flows into the device.

Note 2: Limits over the operating temperature range are tested at worst-case supply voltage and compliant over the complete voltage range.

Note 3: Current measured at +20V and guaranteed by design up to +40V.

**Note 4:** Common-mode voltage range ±40V.

Note 5: A remote wake-on CAN request is generated upon the detection of two dominant bus cycles, each followed by a recessive bus cycle.




#### **Typical Operating Characteristics (continued)** $(V_{CC} = +5V, V_{I/O} = +3.3V, V_{BAT} = +12V, R_L = 60\Omega, C_{SPLIT} = 4700pF, T_A = +25^{\circ}C$ , unless otherwise noted.) **DIFFERENTIAL OUTPUT VOLTAGE RXD OUTPUT VOLTAGE LOW** vs. LOAD RESISTANCE vs. OUTPUT CURRENT 3.6 3.3 NORMAL MODE 3.0 3.4 DIFFERENTIAL OUTPUT VOLTAGE (V) T<sub>A</sub> = +125°C 2.7 3.2 OUTPUT VOLTAGE LOW (V) 2.4 2.1 3.0 1.8 2.8 1.5 2.6 1.2 0.9 2.4 $T_A = -40^{\circ}C$ 0.6 2.2 = +25°C 0.3 2.0 0 0 200 400 600 800 1000 0 5 10 15 20 25 LOAD RESISTANCE $(\Omega)$ OUTPUT CURRENT (mA) **RXD OUTPUT VOLTAGE HIGH ERR OUTPUT VOLTAGE LOW** vs. OUTPUT CURRENT vs. OUTPUT CURRENT 3.3 3.3 3.0 3.0 T<sub>A</sub> = +25°C T<sub>A</sub> = +125°C 2.7 2.7 $T_A = -40^{\circ}C$ **DUTPUT VOLTAGE HIGH (V)** OUTPUT VOLTAGE LOW (V) 2.4 2.4 2.1 2.1 1.8 1.8 $T_A = -40^{\circ}C$ 1.5 1.5 1.2 1.2 $T_A = +25^{\circ}C$ T<sub>A</sub> = +125°C 0.9 0.9 0.6 0.6 0.3 0.3 0 0 0 2 4 6 8 10 12 0 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 OUTPUT CURRENT (mA) OUTPUT CURRENT (mA) **ERR OUTPUT VOLTAGE HIGH** INH VOLTAGE vs. OUTPUT CURRENT vs. SOURCE CURRENT 3.3 12 3.0 2.7 10 OUTPUT VOLTAGE HIGH (V) 2.4 $A = -40^{\circ}C$ 8 2.1 INH VOLTAGE (V) 1.8 $T_A = -40^{\circ}C$ $T_A = +25^{\circ}C$ 6 1.5 1.2 T<sub>A</sub> = +25°C 4 0.9 T<sub>A</sub> = +125°C 0.6 T<sub>A</sub> = +125°C 2 0.3 0 0 0 50 100 150 200 0 2 4 6 8 10 12 OUTPUT CURRENT (µA) SOURCE CURRENT (mA)


MAX1304:


### **Typical Operating Characteristics (continued)**


 $(V_{CC} = +5V, V_{I/O} = +3.3V, V_{BAT} = +12V, R_L = 60\Omega, C_{SPLIT} = 4700pF, T_A = +25^{\circ}C, unless otherwise noted.)$ 

**INH VOLTAGE vs. TEMPERATURE** 12.0 I<sub>INH</sub> = 1mA 11.8 11.6 11.4 INH VOLTAGE (V) 11.2 11.0 10.8 10.6 10.4 10.2 10.0 -40 -25 -10 5 20 35 50 65 80 95 110 125 TEMPERATURE (°C)










#### SPLIT LEAKAGE vs. TEMPERATURE



Pin Description

PIN	NAME	FUNCTION
1	TXD	Data Transmit Input, CMOS Compatible. TXD is internally pulled up to VI/O.
2	GND	Ground
3	V <sub>CC</sub>	Supply Voltage +4.75V to +5.25V. Bypass V <sub>CC</sub> to ground with a $0.1\mu$ F ceramic capacitor as close as possible to the device.
4	RXD	Data Receive Output, CMOS Compatible
5	V <sub>I/O</sub>	Supply Voltage for I/O Level Translation, +2.8V < $V_{I/O}$ < $V_{CC}$ (see the <i>Level Shifting</i> section). Bypass $V_{I/O}$ to ground with a 0.1µF ceramic capacitor as close as possible to the device.
6	EN	Enable Input. Control the operating mode by driving EN logic-high or logic-low (see Table 1 and Figure 4.)
7	INH	Inhibit Output. INH controls one or more external voltage regulators.
8	ERR	Error Output, Active Low. ERR indicates errors and displays status of internal flags.
9	WAKE	Local Wake-Up Input. Present a voltage transition on WAKE to generate a local wake-up event.
10	VBAT	Battery Voltage Input. Bypass $V_{\text{BAT}}$ to ground with a $0.1\mu\text{F}$ ceramic capacitor as close as possible to the device.
11	SPLIT	Split Termination Voltage Output. Connect SPLIT to the center node of two $60\Omega$ termination resistors to provide common-mode voltage stabilization (see Figure 3). SPLIT outputs a voltage of V <sub>CC</sub> /2.
12	CANL	Low-Level CAN Differential Bus Line
13	CANH	High-Level CAN Differential Bus Line
14	STB	Standby Input, Active Low. Drive STB logic-high or logic-low to control the operating mode (see Table 1 and Figure 4.)

**Timing Diagrams** 




Figure 1. Timing Diagram




Figure 2. Test Circuit for Timing Characteristics

### **Detailed Description**

The MAX13041  $\pm$ 80V fault-protected, high-speed CAN transceiver is intended for high-speed industrial and automotive network applications where high reliability and advanced power management are required. The device links a CAN protocol controller to the physical bus wires of the controller area network (CAN) and allows communication at speeds up to 1Mbps. Built-in level shifting allows for direct connection to protocol controllers operating from lower voltages. The extended fault-protected voltage range of  $\pm$ 80V on CAN bus lines allows for use in +12V or +42V automotive, and higher voltage +24V and +36V heavy-duty truck applications.

Advanced power management features make the MAX13041 ideal for automotive electronic control unit (ECU) modules that are permanently supplied by battery, regardless of the ignition switch position (clamp-30, type-A modules). The device controls one or more external voltage regulators to provide a low-power sleep mode for an entire clamp-30 node. Wake-on CAN capability allows the MAX13041 to restore power to the node upon detection of CAN bus activity. The MAX13041 is functionally compatible with the Philips TJA1041A and is a pin-to-pin replacement with improved performance.

#### **CAN** Interface

The ISO11898 specification describes the physical layer of a controller area network (CAN). A CAN implementation is comprised of multiple transceiver modules linked by a pair of bus wires. Communication between modules occurs through transmission and reception of differential logic states on the bus lines. Two complimentary logic states are defined by ISO11898. A dominant state results when the differential voltage on the CAN bus lines is greater than 0.9V. A recessive bus state results when the differential voltage is less than 0.5V (Figure 1). The CAN bus exhibits a wired-AND characteristic, meaning the bus is only recessive when all connected transmitters are recessive. Any transmitter asserting a dominant logic state forces the entire CAN bus dominant.

The MAX13041 accepts logic-level data from the CAN protocol controller on TXD. Drive TXD low to assert a dominant state on the CAN bus. Drive TXD high to release the CAN bus to a recessive state. TXD is internally pulled up to  $V_{I/O}$ . The state of the CAN bus is presented to the protocol controller as a logic level on RXD. The MAX13041 receiver remains active during transmission to allow for the bit-wise arbitration scheme specified by the CAN protocol.

#### Level Shifting

The MAX13041 provides level shifting on TXD, RXD, EN, STB, WAKE and ERR for compatibility with lower-voltage protocol controllers. Set the interface logic levels for TXD, RXD, EN, STB, WAKE, and ERR by connecting  $V_{I/O}$  to the supply voltage of a CAN protocol controller, or another voltage from +2.8V to +5.25V.

#### Split-Termination and Common-Mode Voltage Stabilization

The CAN bus specification requires a total bus load resistance of  $60\Omega$ . Each end of the bus should be terminated with  $120\Omega$ , the characteristic impedance of the bus line. Electromagnetic emission (EME) is reduced by a split-termination method, whereby each end of the bus line is terminated by  $120\Omega$  split into two  $60\Omega$  resistors in series (see Figure 3). A bypass capacitor shunts noise to ground from the node connecting the  $60\Omega$  resistors.

When the CAN bus is recessive, the common-mode voltage is pulled low by the leakage current from inactive modules. When the CAN bus subsequently goes dominant, the proper common-mode voltage is restored by the transmitting device. A common-mode voltage step results, generating excessive EME. To mitigate this problem, the common-mode voltage of the bus is forced to V<sub>CC</sub>/2 by biasing the split-termination node (see Figure 3). During normal and PWON/listen-only modes, a stabilized DC voltage of V<sub>CC</sub>/2 is present on SPLIT. Connect SPLIT to the node connecting the two  $60\Omega$  termination resistors to stabilize the common-mode voltage of the bus and prevent EME from common-mode voltage steps.

#### **Power-Management Operating Modes**

The MAX13041 provides advanced power management for a clamp-30 node by controlling one or more external voltage regulators. Five operating modes provide different functionality to minimize power consumption.




Figure 3. Biased Split Termination

#### Standby Mode

In the lowest-power mode, the MAX13041 disables external voltage regulators to provide a sleep mode for the entire node. The MAX13041 restores power to the node upon a logic transition on WAKE or detection of CAN bus activity.

The operating mode is determined by an internal state machine controlled by EN and STB, as well as several internal flags (see Table 1 and Figure 4).

The MAX13041 provides full bidirectional CAN communication in normal mode. Drive TXD to transmit data on the differential CAN bus lines CANH and CANL. The CAN bus state is presented on RXD, a level-shifted logic output. SPLIT is biased to V<sub>CC</sub>/2 to allow CAN bus common-mode stabilization. INH is logic-high, enabling one or more external voltage regulators (see Table 1).

#### PWON/Listen-Only Mode

Normal Mode

In PWON/listen-only mode, the CAN transmitter is disabled. The CAN receiver remains active and the CAN bus state is presented on RXD, a level-shifted logic output. As in normal mode, SPLIT is biased to  $V_{CC}/2$  to allow CAN bus common-mode stabilization. INH is logic-high, enabling one or more external voltage regulators (see Table 1).

Standby mode is the first low-power operating mode. The CAN transmitter and receiver are disabled, and a low-power receiver is enabled to monitor the CAN bus for activity. To reduce power consumption, commonmode stabilization is disabled. SPLIT becomes high impedance, and CANH and CANL are biased to ground by the termination resistors. INH remains logichigh, enabling one or more external voltage regulators (see Table 1).

#### Go-to-Sleep Command Mode

Go-to-sleep command mode is part of the controlled sequence for entering sleep mode. The MAX13041 remains in go-to-sleep command mode for a hold time of 56 $\mu$ s (max), and subsequently enters sleep mode if no wake events are detected. During the hold time, if the state of EN or STB changes, or if the UV<sub>BAT</sub>, PWON, or wake-up flags are set, the go-to-sleep sequence is aborted. During go-to-sleep command mode, functionality is the same as in standby mode.

#### Sleep Mode

Sleep mode is the lowest-power operating mode. The CAN transmitter and receiver are disabled, and a low-power receiver is enabled to monitor the CAN bus for

CONTRO	OL PINS		INTERNA	L FLAGS		INH	
STB	EN	UV <sub>NOM</sub>	UVBAT	PWON, WAKE-UP	OPERATING MODE		
		SET	Х	Х	SLEEP (Notes 6, 7)	FLOATING	
X	Х	CLEAR	SET	EITHER FLAG SET	STANDBY	Н	
		ULEAN	SET	BOTH FLAGS CLEAR	STANDBY FROM ANY OTHER MODE	Н	
				EITHER FLAG SET	STANDBY	Н	
L	L	CLEAR	AR CLEAR BOTH FLAGS CLEAR NO CHANGE FROM SLEEP MODE STANDBY FROM ANY OTHER MODE		NO CHANGE FROM SLEEP MODE	FLOATING	
				STANDBY FROM ANY OTHER MODE	Н		
				EITHER FLAG SET	STANDBY	Н	
	Н		CLEAR		NO CHANGE FROM SLEEP MODE	FLOATING	
	п	CLEAR	CLEAR	BOTH FLAGS CLEAR	GO-TO-SLEEP COMMAND MODE FROM ANY OTHER MODE (Note 7)	Н	
Н	L	CLEAR	CLEAR	Х	PWON/LISTEN-ONLY	Н	
Н	Н	CLEAR	CLEAR	Х	NORMAL (Note 9)	Н	

### Table 1. Operating Modes

Note 6: Setting the PWON or wake-up flags clears UVNOM flag.

Note 7: The MAX13041 enters sleep mode from any other mode when UVNOM is set. INH becomes high impedance.

Note 8: When go-to-sleep command mode is selected for longer than tH(MIN), the MAX13041 enters sleep mode.

INH becomes high impedance.

Note 9: PWON and wake-up flags are cleared upon entering normal mode.






Figure 4. State Diagram

activity. To reduce power consumption, common-mode stabilization is disabled. SPLIT becomes high impedance, and CANH and CANL are biased to ground by the termination resistors. INH goes high impedance, disabling one or more external voltage regulators (see Table 1.)

#### Flag Signaling

The MAX13041 uses a set of seven internal flags for system diagnosis and to indicate faults. Five of the flags are available at different times to the CAN protocol controller on ERR. A logic-low on ERR indicates a set flag or a fault (see Table 3.) Allow ERR to stabilize for at least 8µs after changing operating modes.

#### Supply Undervoltage: UV<sub>NOM</sub>

UV<sub>NOM</sub> is set when supply voltage on V<sub>CC</sub> drops below V<sub>CC(SLEEP)</sub> for longer than t<sub>UV(Vcc)</sub>, or when voltage on V<sub>I/O</sub> drops below V<sub>I/O(SLEEP)</sub> for longer than t<sub>UV(VI/O)</sub>. When UV<sub>NOM</sub> is set, the MAX13041 enters low-power sleep mode to reduce power consumption. The device

remains in sleep mode for a minimum waiting time before allowing the UV<sub>NOM</sub> flag to be cleared. This waiting time is determined by the same timer used for setting UV<sub>NOM</sub> (t<sub>UV</sub>(v<sub>CC</sub>) or t<sub>UV</sub>(v<sub>IO</sub>).) UV<sub>NOM</sub> is cleared by a local wake-up request triggered by a level change on WAKE or by a wake-on-CAN event. UV<sub>NOM</sub> is also cleared by setting the PWON flag.

#### VBAT Undervoltage: UVBAT

UVBAT is set when the voltage on VBAT drops below VBAT(STB). When UVBAT is set, the MAX13041 enters standby mode to reduce power consumption. UVBAT is cleared when the voltage on VBAT is restored and exceeds VBAT(STB). Upon clearing UVBAT, the MAX13041 returns to the operating mode determined by EN and STB.

#### Power-On Flag: PWON

PWON indicates the MAX13041 is in a power-on state. PWON is set when V<sub>BAT</sub> has dropped below V<sub>BAT(STB)</sub> and has subsequently recovered. This condition occurs



13

MAX1304

### Table 2. Flag Signaling on ERR

INTERNAL FLAG	FLAG AVAILABLE ON ERR	CONDITIONS TO CLEAR FLAG
UV <sub>NOM</sub>	No	Set PWON or wake-up flags
UVBAT	No	Recovery of VBAT
PWON	In PWON/listen-only mode (changing from standby, go-to-sleep command, or sleep modes)	Entering normal mode
Wake-Up	In standby, go-to-sleep command, and sleep modes (provided $V_{I/O}$ and $V_{CC}$ are present)	Entering normal mode or setting PWON or $\ensuremath{UV_{NOM}}$ flag
Wake-Up Source	In normal mode (before the fourth dominant to recessive edge on TXD, Note 10)	Leaving normal mode or setting PWON flag
Bus Failure	In normal mode (after the fourth dominant to recessive edge on TXD, Note 10)	Re-entering normal mode
Local Failure	In PWON/listen-only mode (coming from normal mode)	Entering normal mode or whenever RXD is dominant while TXD is recessive (and all local failures are resolved)

Note 10: Allow for a dominant time of at least 4µs per dominant-recessive cycle.




Figure 5. Wake-On-CAN Timing

when battery voltage is first applied to V<sub>BAT</sub>. When the PWON flag is set, UV<sub>NOM</sub> is cleared and sleep mode is disabled. The primary function of the PWON flag is to prevent the MAX13041 from entering sleep mode (and thereby disabling external voltage regulators) before the protocol controller establishes control through EN and STB. The PWON flag is externally indicated as a logic-low on ERR when the MAX13041 is placed into PWON/listen-only mode from standby mode, go-to-sleep command mode, or sleep mode. The PWON flag is cleared when the MAX13041 enters normal mode.

#### Wake-Up Flag

The wake-up flag is set when a local or remote wake-up request is detected. A local wake-up request is generated when the logic level on WAKE changes and remains stable for twake. A remote wake-on CAN request is generated upon the detection of two dominant bus cycles, each followed by a recessive bus

cycle (see Figure 5.) Each bus cycle must exceed t<sub>BUS(DOM)</sub>. The wake-up flag can only be set in standby mode, go-to-sleep command mode, or sleep mode. Setting the wake-up flag resets UV<sub>NOM</sub>, and wake-up requests are not detected during the UV<sub>NOM</sub> flag waiting time immediately after UV<sub>NOM</sub> has been set. The wake-up flag is immediately available as a logic-low on ERR and RXD, provided that V<sub>I/O</sub> and V<sub>CC</sub> are both present. The wake-up flag is cleared when the MAX13041 enters normal mode.

#### Wake-Up Source Flag

The wake-up source flag is set concurrently with the wake-up source flag when a local wake-up event is detected. The wake-up source flag can only be set after the PWON flag has been cleared. The flag is cleared when the MAX13041 leaves normal mode and during initial power-on. The wake-up source flag is externally indicated on ERR when the MAX13041 is in



MAX13041

normal mode, prior to the fourth dominant-to-recessive transition on TXD. A low level on ERR indicates a local wake-up has occurred.

#### **Bus Failure Flag**

The bus failure flag is set when the MAX13041 detects a CAN bus short-circuit to V<sub>BAT</sub>, V<sub>CC</sub>, or GND for four consecutive dominant-recessive cycles on TXD. The flag is cleared when the MAX13041 leaves normal mode. The bus failure flag is externally indicated as a logic low on ERR in normal mode, after the fourth dominant-to-recessive transition on TXD.

#### Local Failure Flag

The local failure flag indicates five separate local failure conditions (see *Fault Protection & Fail-Safes* section). When one or more local failure conditions have occurred, the local failure flag is set. The flag is cleared when the MAX13041 enters normal mode or when RXD goes logic-low while TXD is logic-high. The local failure flag is externally indicated as a logic-low on ERR when the MAX13041 is placed into PWON/listen-only mode from normal mode.

**Wake-On CAN** The MAX13041 provides wake-on-CAN capability from sleep mode. When the MAX13041 detects two dominant bus states, each followed by a recessive state (Figure 5), the MAX13041 sets the wake-up flag and enters an operating mode determined by the state of EN and STB. Each CAN logic state must be at least 5µs in duration. This wake-up detection criterion serves to prevent unintentional wake-up events due to bus faults such as V<sub>BAT</sub> to CANH or an open circuit on CANL. At higher data rates (>125kbit/s), wake-up can not be guaranteed for a single, arbitrary CAN data frame. Two or more consecutive arbitrary CAN data frames may be required to ensure a successful wake-on-CAN event.

#### **External-Voltage Regulator Control**

MAX13041 controls one or more external voltage regulators through INH, a V<sub>BAT</sub>-referenced, open-drain output. When INH is logic-high, any external voltage regulators are active and power is supplied to the node. When INH is high-impedance, the typical pulldown characteristic of the voltage-regulator inhibit input pulls INH to a logic-low and disables the external voltage regulator(s).

#### **Fault Protection & Fail-Safes**

The MAX13041 features  $\pm 80V$  tolerance on CAN bus lines CANH, CANL, and SPLIT. Up to  $\pm 76V$  operation is possible on V<sub>BAT</sub>, allowing for use in  $\pm 42V$  automotive applications. Additionally, the device detects local and remote bus failures and features fail-safe modes to

prevent damage to the device or interference with CAN bus communication.

The MAX13041 detects five different local faults. When any local fault is detected, the local failure flag is set. Additionally, for faults other than bus dominant clamping, the transmitter is disabled to prevent possible damage to the device. The transmitter remains disabled until the local failure flag is cleared.

#### **TXD Dominant Clamping**

An extended logic-low level on TXD due to hardware or software failure would ordinarily clamp the CAN bus to a dominant state, blocking communication on the entire bus. This condition is prevented by the TXD dominant time-out feature. If TXD is held low for longer than tDOM(TXD), the local failure flag is set and the transmitter is disabled until the local failure flag is cleared. The TXD time-out value limits the minimum allowable bit rate to 40kbps.

#### **RXD Recessive Clamping**

If a hardware failure clamps RXD to a logic-high level, the protocol controller assumes the CAN bus is in a recessive state at all times. This has the undesirable effect that the protocol controller assumes the bus is clear and may initiate messages that would interfere with ordinary communication. This local failure is detected by checking the state of RXD when the CAN bus is in a dominant state. If RXD does not reflect the state of the CAN bus, the local failure flag is set and the transmitter is disabled until the local failure flag is cleared.

#### TXD-to-RXD Short-Circuit Detection

A short-circuit between TXD and RXD forces the bus into a permanent dominant state upon the first transmission of a dominant bit because normally the low-side driver of RXD is stronger than the microcontroller highside driver of TXD. The MAX13041 detects this condition and prevents the resulting bus failure by setting the local failure flag and disabling the transmitter. The transmitter remains disabled until the local failure flag is cleared.

#### **Bus Dominant Clamping**

A short-circuit fault from the CAN bus to V<sub>BAT</sub>, V<sub>CC</sub>, or GND could produce a differential voltage between CANH and CANL greater than the receiver threshold, resulting in a dominant bus state. If the bus state is clamped dominant for longer than t<sub>DOM(BUS)</sub>, the local failure flag is set. The transmitter is not disabled by this fault and the local failure flag is cleared as soon as the bus state becomes recessive.

#### Thermal Shutdown Fault

The local failure flag is set when the junction temperature  $(T_J)$  exceeds the shutdown junction temperature threshold,  $T_{J(SD)}$ . The transmitter is disabled to prevent excessive current dissipation from damaging the device. The transmitter remains disabled until  $T_J$  drops  $T_{J(SD)HYST}$  degrees, and the local failure flag is cleared.

#### **Recovering from Local Faults**

The local failure flag is cleared and the transmitter is reenabled whenever RXD is dominant while TXD is recessive. This situation occurs normally when the MAX13041 is receiving CAN bus data in the absence of a bus failure. In PWON/listen-only mode, ERR changes to a logic-high to reflect the change in the local failure flag. If there is no activity on the CAN bus, the local failure flag can also be cleared by switching to normal mode from another operating mode. A typical method involves switching to PWON/listen-only mode and reading the local failure flag on ERR. Subsequently, switch back to normal mode to clear the flag. This sequence is then repeated to verify that the failure has been resolved.

#### **ESD** Protection

As with all Maxim devices, ESD-protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. The CANH and CANL lines are further protected by advanced ESD structures to guard these pins from damage caused by ESD of up to  $\pm 12kV$  as measured by the Human Body Model (HBM). Protection structures prevent damage caused by ESD events in all operating modes, and when the device is unpowered.

**ESD Models** Several ESD testing standards exist for gauging the robustness of ESD structures. The ESD protection of the MAX13041 is characterized for the human body model (HBM). Figure 6 shows the model used to simulate an ESD event resulting from contact with the human body. The model consists of a 100pF storage capacitor that is charged to a high voltage, and subsequently discharged through a 1.5k $\Omega$  resistor. Figure 7 shows the current waveform when the storage capacitor is discharged into a low impedance.

#### ESD Test Conditions

ESD performance depends on a variety of conditions. Please contact Maxim for a reliability report documenting test setup, methodology, and results.

### **Applications Information**

#### Clamp-30, Type-A CAN Modules


The MAX13041 is primarily intended for automotive ECU applications where battery power is permanently supplied to the node (see Figure 8.) This type of application is referred to as a clamp-30 node. ECU modules, which are supplied by the battery only when the ignition switch is closed, are referred to as clamp-15 modules. Because clamp-30 modules are permanently supplied by battery voltage, low power consumption is an essential design requirement. The MAX13041 provides advanced power management to the entire node by controlling one or more external voltage regulators. While CAN transceivers, such as the MAX13041, operate from a supply voltage of +5V, many microprocessors are supplied by voltages of +3.3V and lower. By controlling the supply voltage regulator for the microprocessor, the MAX13041 can force a low-power sleep mode for the entire node.

#### **EMC Considerations**

In multidrop CAN applications, it is important to maintain a direct point-to-point wiring scheme. A single pair of wires should connect each transceiver on the CAN bus, and the bus wires should be properly split-terminated with two  $60\Omega$  resistors at each end as described in Figure 3 . For best EMC performance, do not use a star topology. Any deviation from the point-to-point wiring scheme results in a stub. High-speed edges of the CAN signal reflect from the unterminated stub ends, interfering with communication on the bus. To minimize the effect of these reflections, care should be taken to minimize the length of stubs.

#### **Power-Supply Decoupling**

Bypass V<sub>CC</sub>, V<sub>BAT</sub>, and V<sub>I/O</sub> to ground with 0.1 $\mu$ F ceramic capacitors. Place all capacitors as close as possible to the device.



AMPERES 36.8% 10% 0 0 0 tr TIME CURRENT WAVEFORM

Figure 6. Human Body ESD Test Model

Figure 7. Human Body Model Current Waveform





Figure 8. Typical ECU Architecture with Clamp-30 and Clamp-15 Modules


MAX13041



**Chip Information** 

PROCESS: BiCMOS

### \_Functional Diagram



### **Package Information**

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages**.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
14 SO	S14M-7	<u>21-0041</u>