

(EN) input and an LDO output.

resistor-divider networks on D+/D-.

MAX14578E/MAX14578AE

USB Battery Charger Detectors

General Description

The MAX14578E/MAX14578AE are USB charger detectors compliant with USB Battery Charging Revision 1.1. The USB charger-detection circuitry detects USB standard downstream ports (SDPs), USB charging downstream ports (CDPs), or dedicated charger ports (DCPs), and controlS an external lithium-ion (Li+) battery charger. The devices implement USB Battery Charging Revision 1.1-compliant detection logic including data contact detection, D+/D- short detection, charging downstream port identification. The MAX14578AE features an enable

In addition, the internal USB switch is compliant to Hi-Speed USB, full-speed USB, and low-speed USB signals. The devices feature low on-resistance, low on-resistance flatness, and very low capacitance. The devices also feature high-ESD protection up to $\pm 15kV$

In addition, the MAX14578E/MAX14578AE feature Apple and Sony charger detection that allows identification of

The MAX14578E/MAX14578AE are available in 12-bump, 0.4mm pitch, 1.3mm x 1.68mm WLP and 16-pin TQFN packages and operate over the -40 $^{\circ}$ C to +85 $^{\circ}$ C extended

Human Body Model on the CD+ and CD- pins.

Features

- **+ Compliant to USB Battery Charging Revision 1.1**
- ♦ Data Contact Detection for Foolproof Connector Insertion Detection
- ♦ Charging Downstream Detection
- ◆ Apple/Sony Charger Detection
- ♦ Dedicated Charger Detection
- ◆ China YD/T1591-Compliant Charger Detection
- \triangleleft Internal Switches Isolate the USB Transceiver During the Charger Detection Process
- ♦ VBUS Connection Capable of 28V
- ◆ Device Status Change Interrupt
- ◆ Low Supply Current
- ◆ High-ESD Protection on CD+ and CD- ±15kV Human Body Model ±8kV IEC 6100-4-2 Contact Discharge

Applications

DSC and Camcorder Media Players Cell Phones e-Book Readers Mobile Internet Devices (MIDs)

Ordering Information/Selector Guide

+*Denotes a lead(Pb)-free/RoHS-compliant package.*

**EP = Exposed Pad*

temperature range.

T = Tape and reel.

ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND.)

Note 1: $VSWPOS = (VVCCINT or 3.3V) (min)$

Note 2: $VvCCINT = (VBAT, [(VB or 4.2V)(min)])$ (max)

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL CHARACTERISTICS (Note 3)

WI_P Junction-to-Ambient Thermal Resistance (BJA)73°C/W TQFN Junction-to-Ambient Thermal Resistance (BJA)48°C/W Junction-to-Case Thermal Resistance (BJC)...............10°C/W

Note 3: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

ELECTRICAL CHARACTERISTICS

(VBAT = +2.8V to +5.5V, VB = +3.5V to +5.5V, TA = -40°C to +85°C, unless otherwise noted. Typical values are at VBAT = +3.6V, $VB = +5.0V$, $TA = +25°C$.) (Note 4)

MAX14578E/MAX14578AE

USB Battery Charger Detectors

ELECTRICAL CHARACTERISTICS (continued)

(VBAT = +2.8V to +5.5V, VB = +3.5V to +5.5V, TA = -40°C to +85°C, unless otherwise noted. Typical values are at VBAT = +3.6V, $V_B = +5.0V$, $T_A = +25°C$.) (Note 4)

ELECTRICAL CHARACTERISTICS (continued)

(VBAT = +2.8V to +5.5V, VB = +3.5V to +5.5V, TA = -40°C to +85°C, unless otherwise noted. Typical values are at VBAT = +3.6V, $V_B = +5.0V$, $T_A = +25°C$.) (Note 4)

ELECTRICAL CHARACTERISTICS (continued)

(VBAT = +2.8V to +5.5V, VB = +3.5V to +5.5V, TA = -40°C to +85°C, unless otherwise noted. Typical values are at VBAT = +3.6V, $V_B = +5.0V$, $T_A = +25^{\circ}C$.) (Note 4)

Note 4: All units are 100% production tested at $T_A = +25^{\circ}$ C. Limits over the operating temperature range are guaranteed by design and not production tested.

Note 5: Guaranteed by design; not production tested.

Typical Operating Characteristics

6 Maxim Integrated

100ms/div

 V CE1 5V/div

20ms/div

5V/div

Bump Configuration

Bump Description

MAX14578E Functional Diagram/Typical Application Circuit

MAX14578AE Functional Diagram/Typical Application Circuit

Table 1. Register Map

Table 2. Detailed Register Map

Table 2. Detailed Register Map (continued)

Table 2. Detailed Register Map (continued)

Note: CP_ENA, DCHK, USB_CHGDET, DCD_EN, SUS_LOW, CE_FRC, CE, USB_CPL, SFOUT_EN, SFOUTASRT, and DCD_EXIT can be configured to have different default values. Contact the factory for more information.

**Default value for MAX14578AE only.*

Detailed Description

The MAX14578E/MAX14578AE are USB charger detectors compliant with USB Battery Charging Revision 1.1. The USB charger-detection circuitry detects USB standard downstream ports (SDPs), USB charging downstream ports (CDPs), or dedicated charger ports (DCPs), and controls an external lithium-ion (Li+) battery charger.

The MAX14578E features I2C communication, while the MAX14578AE features an EN pin and an LDO output pin.

The internal USB switch is compliant to Hi-Speed USB, full-speed USB, and low-speed USB signals. Both devices feature low on-resistance, low on-resistance flatness, and very low capacitance.

Input Sources and Routing

The typical Micro/Mini-USB connector has five signal lines: USB power, two USB signal lines (D-, D+), ID line, and ground. The USB power on the Micro/Mini-USB connector connects to V_B on the MAX14578E/MAX14578AE. The two USB signal lines, D- and D+, connect to CD- and $CD+$.

USB (CD-, CD+)

The MAX14578E/MAX14578AE support Hi-Speed (480Mbps), full-speed (12Mbps), and low-speed USB (1.5Mbps) signal levels. The USB channel is bidirectional and has low 3.3Ω (typ) on-resistance and 4.5pF (typ) on-capacitance. The low on-resistance is stable as the analog input signals are swept from ground to VSWPOS for low signal distortion.

LOUT LDO Output (MAX14578AE Only)

The LOUT LDO provides a 5.3V (typ) output, used to power a USB transceiver. Most USB transceivers are powered from a 3.3V or higher voltage that is difficult to derive from a Li+ battery. One solution is to power the transceivers from the USB VBUS power; however, VBUS can rise as high as +28V in a fault condition. The LOUT pin provides a voltage-limited supply that protects the USB transceiver from these high voltages. When VBUS rises above 9.0V (typ), the MAX14578AE detects an overvoltage fault and LOUT goes to 0V. Additionally, LOUT features a 100mA (typ) current limit to protect the device in the event of a short circuit.

Interrupts

The MAX14578E generates an interrupt for any change in VBCOMP, and when DBCHG or DCD_T transitions from 0 to 1. The INTEN bit in the CONTROL 1 register (0x01) enables interrupt output. When INTEN is set to zero, all interrupts are masked but not cleared. A read to the INTERRUPT register (0x02) is required to clear interrupts.

Detection Debounce

To avoid multiple interrupts at the insertion of an accessory and for added noise/disturbance protection, a 30ms (typ) debounce timer is present that requires an inserted or removed state hold for the debounce time before it sends an interrupt.

Low-Power Modes

The MAX14578E has two I2C bits in the CONTROL 1 register (0x01) dedicated to low-power operation: LOW_POW and CP_ENA.

LOW POW sets low-power mode. In low-power mode, the internal oscillator is turned off under the following conditions: no VBUS, USBSWC = 0, and $CP_ENA = 0$. When enabled, all switches are high impedance (note that no negative rail voltage can be applied).

CP_ENA controls the charge pump required for proper operation of the analog switches. When set to disable, no negative rail voltage can be applied. A factory default sets CP_ENA = 0 automatically.

USB Charger Detection

The MAX14578E includes internal logic to detect if a valid USB charger is connected. When a valid VBUS voltage is applied to V_B or when CHG_TYP_M in the CONTROL 1 register is set to 1, the MAX14578E/MAX14578AE begin the charger-type-detection sequence (see Figure 1). During the charger-type-detection sequence, the CDand CD+ switches are open, and once the sequence completes, the switches return to their previous state. Figure 2 shows a timing diagram for an example charger-type-detection sequence.

Figure 1. Charger-Type-Detection Sequence

Maxim Integrated 15 *Figure 2. Charger-Detection Timing*

Figure 3. Standard USB Host/Charging Downstream Port, Apple Charger, Sony Charger, and Dedicated Charger

Figure 3 shows D+/D- terminations for a standard USB host/charging downstream port, an Apple charger, a Sony charger, and a dedicated charger.

Charger-Enable Control Outputs

The MAX14578E/MAX14578AE feature digital open-drain outputs—CE0 (MAX14578AE only), CE1, and CE2—to control an external charger autonomously. See Table 3.

Table 3. Charger-Enable Control Outputs

Note: When CE_FRC = 1, CE[2:0] are set by an I2C command.

X = Don't care.

I2C Serial Interface (MAX14578E)

Serial Addressing

The MAX14578E operates as a slave device that sends and receives data through an I2C-compatible 2-wire interface. The interface uses a serial-data line (SDA) and a serial-clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). A master (typically a microcontroller) initiates all data transfers to and from the MAX14578E and generates the SCL clock that synchronizes the data transfer. The SDA line operates as both an input and an open-drain output. A pullup resistor is required on SDA. The SCL line operates only as an input. A pullup resistor is required on SCL if there are multiple masters on the 2-wire interface, or if the master

in a single-master system has an open-drain SCL output. Each transmission consists of a START condition (Figure 4) sent by a master, followed by the MAX14578E 7-bit slave address plus a R \overline{W} bit, a register address byte, one or more data bytes, and finally a STOP condition.

START and STOP Conditions

Both SCL and SDA remain high when the interface is not busy. A master signals the beginning of a transmission with a START (S) condition by transitioning SDA from high to low while SCL is high (see Figure 5). When the master has finished communicating with the slave, it issues a STOP (P) condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission.

Figure 4. I2C Interface Timing Details

Figure 5. START and STOP Conditions

Bit Transfer

One data bit is transferred during each clock pulse (Figure 6). The data on SDA must remain stable while SCL is high.

Acknowledge

The acknowledge bit is a clocked 9th bit that the recipient uses to handshake receipt of each byte of data (Figure 7). Thus, each byte transferred effectively requires nine bits. The master generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse. The SDA line is stable low during the high period of the clock pulse. When the master is transmitting to the MAX14578E, it generates the acknowledge bit because the MAX14578E is the

recipient. When the MAX14578E is transmitting to the master, the master generates the acknowledge bit because the master is the recipient.

Slave Address

The MAX14578E has a 7-bit long slave address. The bit following a 7-bit slave address is the R \overline{W} bit, which is low for a write command and high for a read command. The slave address is 01011001 for read commands and 01011000 for write commands. See Figure 8.

Bus Reset

The MAX14578E resets the bus with the I2C START condition for reads. When the R/\overline{W} bit is set to 1, the MAX14578E transmits data to the master, thus the master is reading from the device.

Figure 6. Bit Transfer

Figure 7. Acknowledge

Figure 8. Slave Address

Figure 9. Format for I2C Write

Figure 10. Format for Writing to Multiple Registers

Format for Writing

A write to the MAX14578E comprises the transmission of the slave address with the R \overline{W} bit set to zero, followed by at least one byte of information. The first byte of information is the register address or command byte. The register address determines which register of the MAX14578E is to be written by the next byte, if received. If a STOP (P) condition is detected after the register address is received, the MAX14578E takes no further action beyond storing the register address (Figure 9). Any bytes received after the register address are data bytes. The first data byte goes into the register selected by the register address, and subsequent data bytes go into subsequent registers (Figure 10). If multiple data bytes are transmitted before a STOP condition, these

bytes are stored in subsequent registers because the register addresses autoincrements.

Format for Reading

The MAX14578E is read using the internally stored register address as an address pointer, the same way the stored register address is used as an address pointer for a write. The pointer autoincrements after each data byte is read using the same rules as for a write. Thus, a read is initiated by first configuring the register address by performing a write (Figure 11). The master can now read consecutive bytes from the MAX14578E, with the first data byte being read from the register address pointed by the previously written register address. Once the master sends a NACK, the MAX14578E stops sending valid data.

Figure 11. Format for Reads (Repeated START)

Table 4. CE_ Outputs for Different Charger Control

() MAX14578AE only.

Applications Information

Charger Control

The MAX14578E charger-enable control outputs are ideal for autonomous external charger control. Table 4 shows example connections for various Maxim chargers.

Hi-Speed USB

Hi-Speed USB requires careful PCB layout with 45Ω single-ended/90 Ω differential controlled-impedance matched traces of equal lengths.

Power-Supply Bypassing

Bypass V_B and BAT with 1µF ceramic capacitors to GND as close as possible to the device.

Choosing I2C Pullup Resistors

I2C requires pullup resistors to provide a logic-high level to data and clock lines. There are trade-offs between power dissipation and speed, and a compromise must be made in choosing pullup resistor values. Every device connected to the bus introduces some capacitance even when device is not in operation. I2C specifies 300ns rise times to go from low to high (30% to 70%) for fast-mode, which is defined for a clock frequency up to 400kHz (see the *I2C Serial Interface (MAX14578E)* section for details).

To meet the rise time requirement, choose pullup resistors so that $tr = 0.85 \times \text{RPLH}$ LUP x CBUS < 300ns. If the transition time becomes too slow, the setup and hold times may not be met and waveforms may not be recognized.

Extended ESD Protection

ESD-protection structures are incorporated on all pins to protect against electrostatic discharges up to ±2kV (Human Body Model) encountered during handling and assembly. The CD- and CD+ pins are further protected against ESD up to ±15kV (Human Body Model) and \pm 8kV IEC 61000-4-2 Contact Discharge without damage.

The V_B input withstands up to \pm 15kV (HBM) if bypassed with a 1µF ceramic capacitor close to the pin. The ESD structures withstand high ESD both in normal operation and when the devices are powered down. After an ESD event, the MAX14578E/MAX14578AE continue to function without latchup.

ESD Test Conditions

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

Human Body Model

Figure 12 shows the Human Body Model, and Figure 13 shows the current waveform it generates when discharged into a low-impedance state. This model consists of a 100pF capacitor charged to the ESD voltage of interest that is then discharged into the device through a 1.5k Ω resistor.

Figure 12. Human Body ESD Test Model Figure 14. IEC 61000-4-2 ESD Test Model

Figure 13. Human Body Current Waveform Figure 15. IEC 61000-4-2 ESD Generator Current Waveform

IEC 61000-4-2

The IEC 61000-4-2 standard covers ESD testing and performance of finished equipment. However, it does not specifically refer to integrated circuits. The MAX4895E assists in designing equipment to meet IEC 61000-4-2 without the need for additional ESD-protection components.

The major difference between tests done using the Human Body Model and IEC 61000-4-2 is higher peak current in IEC 61000-4-2, because series resistance is lower in the IEC 61000-4-2 model. Hence, the ESD withstand voltage measured to IEC 61000-4-2 is generally lower than that measured using the Human Body Model. Figure 14 shows the IEC 61000-4-2 model, and Figure 15 shows the current waveform for IEC 61000-4-2 ESD Contact Discharge test.

Chip Information

PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns (footprints), go to **www.maximintegrated.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

