MAX14690

PMIC with Ultra-Low I_Q Voltage Regulators and Battery Charger for Small Lithium Ion Systems

General Description

The MAX14690 is a battery-charge-management solution ideal for low-power wearable applications. The device includes a linear battery charger with a smart power selector and several power-optimized peripherals. The MAX14690 features two ultra-low-power buck regulators with a typical quiescent current of 900nA. In addition, three ultra-low power low-dropout (LDO) linear regulators, with a typical quiescent current of 600nA are included. In total, the MAX14690 can provide up to five regulated voltages, each with an ultra-low quiescent current, critical to battery life for the unique power profile in 24/7 operation devices, such as those in the wearable market.

The battery charger features a smart power selector that allows operation on a dead battery when connected to a power source. To avoid overloading a power adapter, the input current to the smart power selector is limited based on an I²C register setting. If the charger power source is unable to supply the entire system load, the smart power control circuit supplements the system load with current from the battery.

The two synchronous, high-efficiency step-down buck regulators feature a fixed-frequency PWM mode for tighter regulation and a burst mode for increased efficiency during light-load operation. The output voltage of these regulators can be programmed through I²C with the default preconfigured.

The three configurable LDOs each have a dedicated input pin. Each LDO regulator output voltage can be programmed through I²C with the default preconfigured. The linear regulators can also be configured to operate as power switches that may be used to disconnect the quiescent load of the system peripherals.

The MAX14690 features a programmable power controller that allows the device to be configured for applications that require the device be in a true-off, or always-on, state. The controller also provides a delayed reset signal and voltage sequencing.

The MAX14690 is available in a 36-bump, 0.4mm pitch, 2.72mm x 2.47mm wafer-level package (WLP).

Ordering Information appears at end of data sheet.


Benefits and Features

- Extend System Use Time Between Battery Charging
 - Dual Ultra-Low-I_O 200mA Buck Regulators
 - Output Programmable from 0.8V to 1.8V and 1.5V to 3.3V
 - 0.9µA (typ) Quiescent Current
 - Automatic Burst or Forced-PWM Modes
 - Three Ultra-Low-I_O 100mA LDOs
 - Output Programmable from 0.8V to 3.6V
 - 0.6µA (typ) Quiescent Current
 - 2.7V to 5.5V Input with Dedicated Pin
- Easy-to-Implement Li+ Battery Charging
 - · Smart Power Selector
 - 28V/-5.5V Tolerant Input
 - · Thermistor Monitor
- Minimize Solution Footprint Through High Integration
 - · Provides Five Regulated Voltage Rails
 - · Switch Mode Option on Each LDO
- Optimize System Control
 - · Monitors Pushbutton for Ultra-Low Power Mode
 - · Power-On Reset Delay and Voltage Sequencing
 - · On-Chip Voltage Monitor Multiplexer

Applications


- Wearable Electronics
- Fitness Monitors
- Portable Medical Devices

Block Diagram





Typical Application Circuit



Absolute Maximum Ratings

(Voltages referenced to GND.)	Continuous Current into CHGIN, BAT, SYS±1000mA			
SDA, SCL, THM, RST, SYS, PFN1, PFN2,	Continuous Current into any other terminal±100mA			
MPC0, MPC1, ĪNT, MON, BAT LED,	Continuous Power Dissipation (multilayer board at +70°C):			
L1IN, L2IN, L3IN0.3V to +6.0V	6 x 6 Array 36-Bump 2.72mm x 2.47mm			
B1LX, B2LX, B1OUT, B2OUT, EXT0.3V to (V _{SYS} + 0.3V)	0.4mm Pitch WLP (derate 21.70mW/°C)1.74W			
L1OUT0.3V to (V _{L1IN} + 0.3V)	Operating Temperature Range40°C to +85°C			
L2OUT0.3V to (V _{L2IN} + 0.3V)	Junction Temperature+150°C			
L3OUT0.3V to (V _{L3IN} + 0.3V)	Storage Temperature Range65°C to +150°C			
CHGIN6V to +30V	Lead Temperature Soldering (10s)+300°C			
CAP0.3V to min (V _{CHGIN} + 0.3V, +6V)	Soldering Temperature (reflow)+260°C			
SET0.3V to V _{BAT} + 0.3V				

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

PACKAGE TYPE: 36 WLP				
Package Code	W362D2+1			
Outline Number	21-0897			
Land Pattern Number	Refer to Application Note 1891			
THERMAL RESISTANCE, FOUR-LAYER BOARD				
Junction to Ambient (θ _{JA})	46°C/W			

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

 $(V_{CHGIN} = 5.0V, V_{BAT} = 3.7V, T_A = -40^{\circ}C$ to +85°C, all registers in their default state, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
GLOBAL SUPPLY CURRENT (L_IN Connected to SYS)							
		All functions disabled		0.26			
Charger Input Current	^І сн 	Power on, V _{CHGIN} = 5V SYS switch closed, buck regulators in burst mode, LDO1 enabled, I _{SYS} = 0A, I _{B_OUT} = 0A, I _{L_OUT} = 0A			2	mA	
		Power off, V _{CHGIN} = 0V, SYS switch open		0.95			
		Power on, V _{CHGIN} = 0V SYS switch closed, 2x buck regulators in Burst mode, LDOs disabled. I _{SYS} = 0A, I _{B_OUT} = 0A		3			
BAT Input Current	l _{BAT}	Power on, V _{CHGIN} = 0V SYS switch closed, 2x buck regulators in Burst mode, LDO1 enabled, I _{SYS} = 0A, I _{B_OUT} = 0A, I _{L_OUT} = 0A		3.5		μА	
		Power on, V _{CHGIN} = 0V SYS switch closed, 2x buck regulators in burst mode, 3x LDOs enabled, I _{SYS} = 0A, I _{B_OUT} = 0A, I _{L_OUT} = 0A		4.6			
BUCK REGULATOR 1 (V _{SYS} = +3.7V, Burst mode of	operation, L = 2.2µH,	C = 10µF, V _{B1OUT} = 1.2V)					
Input Voltage	V _{IN BUCK1}	Input voltage = V _{SYS}	2.7		5.5	V	
Output Voltage	V _{OUT_BUCK1}	25mV step resolution (Note 2)	0.8		1.8	V	
	IQ_BUCK1	Burst mode, I _{OUT} = 0mA (Note 3)		0.915	2	μΑ	
Quiescent Supply Current	IPWM1_BUCK1	FPWM mode, L = $4.7\mu H$ (ESR = 0.6Ω , 2MHz RAC = 2.13Ω), I_{OUT} = 0mA		2.5	3.5	mA	
Output Accuracy	ACC _{BUCK1}	I _{OUT} = 1mA (V _{OUT_BUCK1} > 1V, C > 50μF)	-2.6		+2.9	%	
Load Regulation	V _{ERR_BUCK1}	From I _{OUT} = 0 to 200mA (V _{B1OUT} = 1.2V average voltage)	-3	-1		%	
Peak-to-Peak Ripple in	V	I _{OUT} = 10mA, C = 20μF		25		m\/	
Burst Mode	VPPRIPPLE1	I _{OUT} = 10mA, C = 10μF		43		mV	
Maximum Operative Output Current	IOUT_BUCK1		200			mA	
B1OUT Pulldown Current	l. = = . = . = .	V _{OUT} = V _{SYS}		200	350	μA	
DIOOT Pulldown Current	ILEAK_B1OUT	V _{REG} < V _{OUT} < V _{REG} + 0.1V		10	100	nA	
pMOS On-Resistance	R _{ONP_BUCK1}			0.22	0.4	Ω	
nMOS On-Resistance	R _{ONN_BUCK1}			0.18	0.3	Ω	
Oscillator Frequency	f _{BUCK1}	FPWM mode	1.78	2	2.24	MHz	

Electrical Characteristics (continued)

 $(V_{CHGIN} = 5.0V, V_{BAT} = 3.7V, T_A = -40^{\circ}C$ to +85°C, all registers in their default state, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Maximum Duty Cycle	D _{MAX_BUCK1}			100		%
Short-Circuit Current Limit	ISHRT_BUCK1		1.1	1.3	1.62	А
BLX Leakage Current	I _{BLX_BUCK1}				1	μA
Active Discharge Current	I _{D_BUCK1}	V _{B1OUT} = 1.2V	8	18	36	mA
Full Turn-On Time	T _{ON_BUCK1}	Time from enable to full current capability		58		ms
Thermal-Shutdown Temperature	T _{SHDN_BUCK1}			150		°C
Thermal-Shutdown Temperature Hysteresis	T _{SHDN_HYST_BUCK1}			20		°C
BUCK REGULATOR 2 (V _{SYS} = +3.7V, Burst mode	operation, L = 2.2μH, C	= 10μF, V _{B2OUT} = 1.8V.)				
Input Voltage	V _{IN_BUCK2}	Input voltage = V _{SYS}	2.7		5.5	V
Output Voltage	V _{OUT_BUCK2}	50mV step resolution	1.5		3.3	V
Quiescent Supply Current	I _{Q_BUCK2}	Burst mode, I _{OUT} = 0mA (Note 3)		1	2	μA
(Note 3)	IPWM1_BUCK2	FPWM mode, L = $4.7\mu H$ (ESR = 0.6Ω , 2MHz RAC = 2.13Ω) I _{OUT} = 0mA		2.4	3.5	mA
Output Accuracy	ACC _{BUCK2}	I _{OUT} = 1mA, V _{OUT_BUCK2} > 1.5V, C > 50μF, V _{SYS} > V _{B2OUT} + 150mV	-2		+2.93	%
Load Regulation	V _{ERR_BUCK2}	From I _{OUT} = 0 to 200mA, V _{B2OUT} = 1.8V average voltage	-3.1	-1		%
Peak-to-Peak Ripple In	\/	I _{OUT} = 10mA, C = 20μF		38		mV
Burst Mode	VPPRIPPLE2	I _{OUT} = 10mA, C = 10μF		54		IIIV
Maximum Operative Output Current	lout_Buck2		200			mA
B2OUT Pulldown Current	1	V _{OUT} = V _{SYS}		5	10	μA
D2001 Fulldown Current	ILEAK_B2OUT	V _{REG} < V _{OUT} < V _{REG} + 0.1V		10		nA
pMOS On-Resistance	R _{ONP_BUCK2}			0.22	0.4	Ω
nMOS On-Resistance	R _{ONN_BUCK2}			0.18	0.3	Ω
Oscillator Frequency	f _{BUCK2}	FPWM mode	1.78	2.00	2.24	MHz
Maximum Duty Cycle	D _{MAX_BUCK2}			100		%
Short-Circuit Current Limit	ISHRT_BUCK2		1.4	1.8	2.2	А
BLX Leakage Current	I _{BLX_BUCK2}				1	μA
Active Discharge Current	I _{D_BUCK2}	V _{B2OUT} = 1.8V	8	18	36	mA
Full Turn-On Time	tON_BUCK2	Time from enable to full current capability		58		ms
Thermal-Shutdown Temperature	T _{SHDN_BUCK2}			150		°C
Thermal-Shutdown Temperature Hysteresis	TSHDN_HYST_BUCK2			20		°C

Electrical Characteristics (continued)

 $(V_{CHGIN} = 5.0V, V_{BAT} = 3.7V, T_A = -40^{\circ}C$ to +85°C, all registers in their default state, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LDOs			,	21/1	1	
(C = 1µr, unless otherwise	noted. Typical values a	are at $V_{L_IN} = 3.7V$, with $I_{L_OUT} = 10$ mA, $V_{L_OUT} = 1$	_	3 V.)		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Input Voltage	V _{IN_LDO}	LDO_Mode = 0	2.7		5.5	V
	_	LDO_Mode = 1	1.8	0.50	5.5	V
Quiescent Supply Current	IQ_LDO	I _{L_OUT} = 0mA		0.56	1.2	μΑ
Quiescent oupply ounem	^I Q_LDO_AD	I _{L_OUT} = 0mA, VL_IN = 1.8V, LDO_ ActDSC = 1, LDO_En = 00		40		μA
Maximum Output Current	IL_OUT_MAX		100			mA
Output Voltage	V _{L_OUT}		8.0		3.6	V
Output Accuracy	ACC _{LDO}	V_{L_IN} = (V_{L_OUT} + 0.5V) or higher, I_{L_OUT} = 100 μ A			3	%
Dropout Voltage	V _{DROP_LDO}	V _{L_IN} = 3.3V, I _{L_OUT_} = 100mA, V _{L_} OUT = 3.3V			100	mV
Line Regulation Error	V _{LINEREG_LDO}	$V_{L_IN} = (V_{L_OUT} + 0.5V)$ to 5.5V	-0.09		0.09	%/V
Load Regulation Error	V _{LOADREG_LDO}	I _{L_OUT} = 100μA to 100mA	0.003		0.008	%/mA
Line Transient		V _{L_IN} = 4V to 5V, 200ns rise time		±36		mV
Line transient	VLINETRAN_LDO	V _{L_IN} = 4V to 5V, 1μs rise time		±28		mV
Load Transient	V _{LOADTRAN_LDO}	I _{L_OUT} = 0mA to 10mA, 200ns rise time		145		mV
Load Translem		I _{L_OUT} = 0mA to 100mA, 200ns rise time		290		mV
Active Discharge Current	I _{PDL}	V _{L_IN} = 3.7V	9	21	37	mA
		I _{L_OUT} = 0mA, time to 90% of final value		2.3		ms
Turn-On Time	ton_ldo	V _{L_IN} = 3V, switch mode, I _{L_OUT} = 0mA, time to 90% of final value		0.45		ms
Ch - d Ciit Cot l iit		V _{L OUT} = GND		385		mA
Short-Circuit Current Limit	ISHRT_LDO	V _{L_OUT} = GND, switch mode		375		mA
Cuitale Mada Daniatana	Б	V _{L_IN} = 2.7V, switch mode		0.58	0.9	Ω
Switch Mode Resistance	R _{ON_LDO}	V _{L_IN} = 1.8V, switch mode		0.89	1.35	Ω
Thermal-Shutdown Temperature	T _{SHDN_LDO}	_		150		°C
Thermal-Shutdown Temperature Hysteresis	T _{SHDN_HYST_LDO}			16		°C
		10Hz to 100kHz, V _{L_IN} = 5V, V _{L_OUT} = 3.3V		110		
Output Naine	QUIT	10Hz to 100kHz, $V_{L_IN} = 5V$, $V_{L_OUT} = 2.5V$		95		μVRMS
Output Noise	OUT _{NOISE}	10Hz to 100kHz, V _{L_IN} = 5V, V _{L_OUT} = 1.2V		60		_ μνκινιδ
		10Hz to 100kHz, V _{L_IN} = 5V, V _{L_OUT} = 0.8V		60		

Electrical Characteristics (continued)

 $(V_{CHGIN} = 5.0V, V_{BAT} = 3.7V, T_A = -40^{\circ}C$ to +85°C, all registers in their default state, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
CHGIN TO SYS PATH (V _{CHGIN} = 5.0V, V _{SYS} = V _{SYS_REG} .) (Note 1)							
Allowed CHGIN Input Voltage Range	V _{CHGIN_RNG}		-5.5		28	V	
Allowed BAT Voltage Range	V _{BAT_RNG}		0		5.5	V	
V _{CHGIN} Detect Threshold	V _{CHGIN_DET}	Rising	3.8	3.9	4.1	V	
CHGIN 2 steet 1 series	*CHGIN_DET	Falling	3.0	3.1	3.2	·	
V _{CHGIN} Overvoltage Threshold	V _{CHGIN_OV}	Rising	7.2	7.5	7.8	V	
V _{CHGIN} Overvoltage Threshold Hysteresis	VcHGIN_OV_HYS			200		mV	
V _{CHGIN} Valid Trip Point	V _{CHGIN-SYS_TP}	V _{CHGIN} - V _{SYS} , rising, V _{BAT} = 4V	45	145	280	mV	
V _{CHGIN} Valid Trip-Point Hysteresis	VCHGIN-SYS_TP_HYS			200		mV	
		ILimCntl[1:0] = 00		0			
I	I _{LIM}	ILimCntl[1:0] = 01	90] A	
Input Limiter Current		ILimCntl[1:0] = 10		450		mA mA	
		ILimCntl[1:0] = 11		1000			
Internal CAP Regulator	V _{CAP}	V _{CHGIN} = 5V	3.9	4.2	4.7	V	
SYS Regulation Voltage	V _{SYS_REG}	V _{CHGIN} = 5V, I _{SYS} = 1mA	4.55	4.65	4.75	V	
SYS Regulation Voltage Dropout	V _{CHGIN-SYS}	V _{CHGIN} = 4V, I _{SYS} = 1mA		40		mV	
CHGIN-to-SYS On-Resistance	R _{CHGIN-SYS}	V _{CHGIN} = 4.4V, I _{SYS} = 400mA		0.370	0.66	Ω	
Thermal-Shutdown Temperature	T _{CHGIN_SHDN}	(Note 4)		+150		°C	
Thermal-Shutdown Temperature Hysteresis	T _{CHGIN_SHDN_HYS}			20		°C	
Input Current Soft-Start Time	tsfst_lim			1		ms	
Internal Supply Switchover Threshold	VCCINT_TH	V _{CHGIN} = V _{CAP} rising, V _{BAT} = 4.2V	2.5	2.8	3.0	V	

Electrical Characteristics (continued)

 $(V_{CHGIN} = 5.0V, V_{BAT} = 3.7V, T_A = -40^{\circ}C$ to +85°C, all registers in their default state, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS		
SYS, BATTERY, AND V _{CCINT} UVLOs								
CVC IIVI O Threehold	V _{SYSUVLO_R}	Rising		2.644	2.69	V		
SYS UVLO Threshold	V _{SYSUVLO_F}	Falling	2.57	2.618	2.67	V		
SYS UVLO Threshold Hysteresis	V _{SYSUVLO_HYS}	Hysteresis		26		mV		
SYS UVLO Falling Debounce Time	tsysuvlo_fdeb	SYS falling		20		μs		
V _{CCINT} UVLO Threshold (POR)	V _{UVLO}	V _{CCINT} rising	0.8	1.82	2.6	V		
V _{CCINT} UVLO Threshold Hysteresis	V _{UVLO_HYS}			140		mV		
BAT UVLO Threshold	V _{BAT_UVLO}	Rising (valid only when CHGIN is present, when V _{BAT} < V _{BAT_UVLO} , the BAT-SYS switch opens and BAT is connected to SYS through a diode.)	1.9	2.05	2.2	V		
BAT UVLO Threshold Hysteresis	VBAT_UVLO_HYS	Hysteresis		50		mV		
BATTERY CHARGER (V _{BAT} = 4.2V. Typical value	s are at V _{CHRGIN} = 5.0V	, V _{SYS} = V _{SYS_REG} .)						
BAT-to-SYS On-Resistance	R _{BAT-SYS}	V _{BAT} = 4.2V, I _{BAT} = 300mA		80	140	mΩ		
Current Reduce Thermal Threshold Temperature	T _{CHG_LIM}	(Note 5)		120		°C		
BAT-to-SYS Switch On Threshold	V _{BAT-SYS-ON}	SYS falling	10	22	35	mV		
BAT-to-SYS Switch Off Threshold	V _{BAT-SYS-OFF}	SYS rising	-3	-1.5	0	mV		
SYS Threshold Voltage Charger Limiting Current	V _{SYS_LIM}	Threshold at which the charger starts to limit the current due to SYS falling		4.36		V		
FChg-MtChg Threshold	V _{FCHG-MTCHG}	If V _{SYS} drops below this value the charger will not move to maintain charge		4.49		V		
FChg-MtChg Threshold Hysteresis	V _{FCHG-MTCHG_HYS}			50		mV		
Charger Current Soft-Start Time	^t CHG_SOFT			1		ms		
PRECHARGE	•							
		IPChg = 00		5				
Precharge Current	lac:	IPChg = 01	9	10	11	%IFChg		
Fredidige Guilelli	I _{PCHG}	IPChg = 10		20		701F Crig		
		IPChg = 11		30		7		

Electrical Characteristics (continued)

 $(V_{CHGIN} = 5.0V, V_{BAT} = 3.7V, T_A = -40^{\circ}C$ to +85°C, all registers in their default state, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CON	NDITIONS	MIN	TYP	MAX	UNITS
		VPChg = 000, V _E	_{BAT} rising		2.1		
		VPChg = 001, V _E	VPChg = 001, V _{BAT} rising			2.35	
		VPChg = 010, V _E	_{BAT} rising		2.40		
Dragualification Throubold	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	VPChg = 011, V _B	AT rising		2.55		
Prequalification Threshold	V _{BAT_PChg}	VPChg = 100, V _E	_{BAT} rising		2.7		V
		VPChg = 101, V _E	_{SAT} rising		2.85		1
		VPChg = 110, V _B	AT rising		3.0		1
		VPChg = 111, V _B	AT rising		3.15		
Prequalification Threshold Hysteresis	V _{BAT_PChg_HYS}				90		mV
FAST CHARGE		•					•
SET Current Gain Factor	K _{SET}				2000		A/A
SET Regulation Voltage	V _{SET}				1		V
		R _{SET} = 400kΩ			5		
Fast-Charge Current	I _{FChg}	$R_{SET} = 40k\Omega$			50	55	mA
	T Ong	$R_{SET} = 4k\Omega$			500		1
1/2 Fast-Charge Current Comparator Threshold	I _{FC_HALF}				50		%IFChg
1/5 Fast-Charge Current Comparator Threshold	I _{FC_FIFTH}				20		%IFChg
MAINTAIN CHARGE	1				,		'
		ChgDone = 00			5		
Charge Done	I _{Chg_DONE}	ChgDone = 01		8.5	10	11.5	0/1505
Qualification		ChgDone = 10			20		%IFChg
		ChgDone = 11			30		
		BatReg = 000			4.05		
		BatReg = 001			4.10		
		BatReg = 010			4.15		
		DetDes = 011	T _A = +25°C	4.179	4.2	4.221	
BAT Regulation Voltage	V _{BatReg}	BatReg = 011	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	4.158	4.2	4.242	V
		BatReg = 100			4.25		
		BatReg = 101			4.3		
		BatReg = 110	T _A = +25°C	4.32	4.35	4.38]
		Dainey = 110	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	4.30	4.35	4.40	
		BatReChg = 00			70		
BAT Recharge Threshold	hold V _{BatReChg}	BatReChg = 01			120		m\/
DAT IZECIALSE THESHOLD		BatReChg = 10			170		mV
		BatReChg = 11			220		

Electrical Characteristics (continued)

 $(V_{CHGIN} = 5.0V, V_{BAT} = 3.7V, T_A = -40^{\circ}C$ to +85°C, all registers in their default state, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CHARGER TIMER						
		PChgTmr = 00		30		
Maximum Prequalification	_	PChgTmr = 01		60		
Time	t _{PChg}	PChgTmr = 10		120		min
		PChgTmr = 11		240]
		FChgTmr = 00		75		
Maximum Fast-Charge	4	FChgTmr = 01		150		min
Time	^t FChg	FChgTmr = 10		300		min
		FChgTmr = 11		600		
		TOChgTmr = 00		0		
Maintain-Charge Time	t	TOChgTmr = 01		15		min
Maintain-Charge Time	t _{MTChg}	TOChgTmr = 10		30] """"
		TOChgTmr = 11		60		
Timer Accuracy	tCHG_ACC		-10		+10	%
Timer Extend Threshold	TIM _{EXD_THRES}	If charge current is reduced due to I _{LIM} or TDIE, this is the percentage of charge current below which timer clock operates at half speed		50		%
Timer Suspend Threshold	TIM _{SUS_THRES}	If charge current is reduced due to I _{LIM} or TDIE, this is the percentage of charge current below which timer clock pauses		20		%
THERMISTOR MONITOR AN	ID NTC DETECTION (F	RPU = 10k, RTHM = 10k, 3380ß)				
THM Hot Threshold	T ₄	V _{THM} falling	21.3	23.3	25.3	
THM Warm Threshold	Т3	V _{THM} falling	30.9	32.9	34.9	
THM Cool Threshold	T ₂	V _{THM} rising	62.5	64.5	66.5	%CAP
THM Cold Threshold	T ₁	V _{THM} rising	71.9	73.9	75.9	
THM Disable Threshold	THM _{DIS}	V _{THM} rising	91	93	95	
THM Threshold Hysteresis	THM _{HYS}			60		mV
THM Input Leakage	I _{LKG_THM}		-1		+1	μA

Electrical Characteristics (continued)


 $(V_{CHGIN} = 5.0V, V_{BAT} = 3.7V, T_A = -40^{\circ}C$ to +85°C, all registers in their default state, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 1)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL SIGNALS						
PFN1 PFN2 Button Timer Accuracy			-10		+10	%
Input Logic-High (SDA, SCL, MPC0, MPC1, PFN1, PFN2)	V_{IH}		1.4			V
Input Logic-Low (SDA, SCL, MPC0, MPC1, PFN1, PFN2)	V _{IL}				0.5	V
Output Logic-Low (SDA, RST, INT, LED, PFN2)	V _{OL}	I _{OL} = 4mA			0.4	V
High Level Leakage Current (SDA, RST, INT, LED, PFN2)	l _{LK}		-1		+1	μА
SCL Clock Frequency	f _{SCL}				400	kHz
Bus Free Time Between a STOP and START Condition	^t BUF		1.3			μs
START Condition (Repeated) Hold-Time	t _{HD:STA}	(Note 6)	0.6			μs
Low Period of SCL Clock	t _{LOW}		1.3			μs
High Period of SCL Clock	t _{HIGH}		0.6			μs
Setup Time for a Repeated START Condition	t _{SU:STA}		0.6			μs
Data Hold Time	t _{HD:DAT}	(Notes 7)	0		0.9	μs
Data Setup Time	^t SU:DAT	(Note 7)	100			ns
Setup Time for STOP Condition	t _{SU:STO}		0.6			μs
Spike Pulse Widths Suppressed by Input Filter	t _{SP}	(Note 8)		50		ns


- **Note 1:** All devices are 100% production tested at T_A = +25°C. Limits over the operating temperature range are guaranteed by design.
- Note 2: For input voltages larger than 4.4V, output regulated voltage below 1V are available ONLY in burst mode.
- Note 3: This value is included in the I_{BAT} quiescent current values for the on states.
- Note 4: When the die temperature exceeds T_{CHGIN} SHDN, the CHGIN-to-SYS path, and the charger is turned off.
- Note 5: When the die temperature exceeds T_{CHG} LiM, the charger current starts to decrease.
- **Note 6:** f_{SCL} must meet the minimum clock low time plus the rise/fall times.
- Note 7: The maximum t_{HD:DAT} has to be met only if the device does not stretch the low period (t_{LOW}) of the SCL signal.
- Note 8: Filters on SDA and SCL suppress noise spikes at the input buffers and delay the sampling instant.


Typical Operating Characteristics


 $(V_{BAT} = 3.7V, V_{CHGIN} = 0V, registers in their default state, T_A = +25$ °C, unless otherwise noted.)
























Typical Operating Characteristics (continued)


 $(V_{BAT} = 3.7V, V_{CHGIN} = 0V, registers in their default state, T_A = +25$ °C, unless otherwise noted.)
























Pin Configuration



Bump Description


BUMP	NAME	FUNCTION
A1	L10UT	LDO1 Output. Bypass with a minimum 1µF capacitor to GND.
A2	L1IN	LDO1 Input
A3	CAP	Bypass for Internal LDO. Bypass with a 1µF capacitor to GND.
A4, C3, C4 D3, D4, F4	GND	Ground
A5	B2OUT	1.5V – 3.3V Buck Regulator Output Feedback. Bypass with a minimum 10µF capacitor to GND.
A6	B2LX	1.5V – 3.3V Buck Regulator Switch. Connect 2.2µH inductor to B2OUT.
B1	L2OUT	LDO2 Output. Bypass with a minimum 1µF capacitor to GND.
B2	L2IN	LDO2 Input
В3	ĪNT	Open-Drain, Active-Low Interrupt Output.
B4	MON	Voltage Monitor Pin
B5,B6	BAT	Battery Connection. Connect BAT to a positive battery terminal, bypass BAT with a minimum 1µF capacitor to GND.

Pin Description (continued)

PIN	NAME	FUNCTION
C1	L3OUT	LDO3 Output. Bypass with a minimum 1µF capacitor to GND.
C2	L3IN	LDO3 Input
C5	SET	External Resistor For Battery Charge Current Level Setting. Do not connect any external capacitance on this pin; maximum allowed capacitance (C _{SET} < 5µs/R _{SET}) pF.
C6, D6	SYS	System Load Connection. Connect SYS to the system load. Bypass SYS with a minimum 10µF low-ESR ceramic capacitor to GND.
D1	LED	LED Open-Drain Pulldown Current. Add an external current limiting pullup resistor.
D2	PFN2	Power Function Control Input/Output. Programmable functionality via PwrFnMode. See Table 1.
D5	EXT	Push-Pull Gate Drive for Optional External pFET from BAT-to-SYS. Output is pulled to GND when charger is disconnected and internal BAT-SYS FET is switched on. Otherwise, this output is pulled high to the SYS voltage.
E1	RST	Power-On Reset Output. Active-low, open-drain.
E2	MPC0	Multipurpose Configuration Input 0
E3	MPC1	Multipurpose Configuration Input 1
E4	PFN1	Power Function Control Input. Programmable functionality via PwrFnMode. See Table 1.
E5, E6	CHGIN	+28V Protected Charger Input. Bypass CHGIN with 1µF capacitor to GND.
F1	SDA	Open-Drain, I ² C Serial Data Input/Output.
F2	SCL	I ² C Serial Clock Input
F3	THM	Battery Temperature Thermistor Measurement Connection. Connect a $10k\Omega$ resistor from THM to CAP and a $10k\Omega$, 3380A NTC thermistor from THM to GND.
F5	B1OUT	0.8V – 1.8V Buck Regulator Output Feedback. Bypass B1OUT with a minimum 10μF capacitor to GND.
F6	B1LX	0.8V – 1.8V Buck Regulator Switch Terminal. Connect B1LX to B1OUT with a 2.2μH inductor.

Note: All capacitance values listed in this document refer to effective capacitance. Be sure to specify capacitors that will meet these requirements under typical system operating conditions taking into consideration the effects of voltage and temperature.

Block Diagram



Detailed Description

Power Regulation

The MAX14690 family includes two high-efficiency, low quiescent current buck regulators, and three low quiescent current linear regulators that are also configurable as power switches. Excellent light-load efficiency allows the switching regulators to run continuously without significant energy cost. The standard operating mode for the buck regulators is burst mode, but they can be forced to operate in PWM mode through an I²C register.

Power On/Off and Reset Control

The behavior of power function control pins (PFN1 and PFN2) is preconfigured to support one of the multiple types of wearable application cases. <u>Table 1</u> describes the behavior of the PFN1 and PFN2 pins based on the PwrRstCfg[3:0] bits and <u>Figure 1</u> shows basic flow diagrams associated with each mode.

A soft reset will reset all register values and pulls the $\overline{\text{RST}}$ line low. Hard reset initiates a complete Power-On Reset sequence.

Table 1. Power Function Input Control Modes

PwrRstCfg [3:0]	PFN1	PFN1 PU/PD PFNxResEna = 1 (0x1D[7])	PFN2	PFN2 PU/PD PFNxResEna = 1 (0x1D[7])	NOTES
0000	Enable	Pulldown	Active-Low Manual Reset	Pullup*	On/off Mode with 10ms debounce. Active-high on/off control on PFN1. Logic-low on PFN2 generates 10ms pulse on RST. Note that, in this mode, the PWR_OFF_CMD in I ² C has no effect.
0001	Disable	Pullup*	Active-Low Manual Reset	Pullup*	On/off Mode with 10ms debounce. Active-low on/off control on PFN1. Logic-low on PFN2 generates 10ms pulse on RST. Note that, in this mode, the PWR_OFF_CMD in I ² C has no effect.
0010	Hard-Reset on Rising Edge	Pulldown	Soft-Reset on Rising-Edge	Pulldown	Always-On Mode (i.e., device can only be put in off state through PWR_OFF_CMD). 50ms hard-reset off time. 10ms soft-reset pulse time. 200ms delay prior to both reset behaviors.
0011	Hard-Reset on Falling Edge	Pullup*	Soft-Reset Falling-Edge	Pullup*	Always-On Mode (i.e., device can only be put in off state via PWR_OFF_CMD). 50ms hard-reset off time. 10ms soft-reset pulse time. 200ms delay prior to both reset behaviors.
0100	Hard-Reset After CHGIN Attach When High	Pulldown	Soft-Reset After CHGIN Attach When High	Pulldown	Charger Reset High Mode (i.e., device can only be put in off state through PWR_OFF_CMD). 50ms hard-reset off time. 10ms soft-reset pulse time. 200ms delay prior to both reset behaviors.
0101	Hard-Reset After CHGIN Attach When Low	Pullup*	Soft-Reset After CHGIN Attach When Low	Pullup*	Charger Reset Low Mode (i.e., device can only be put in off state through PWR_OFF_CMD). 50ms hard-reset off time. 10ms soft-reset pulse time. 200ms delay prior to both reset behaviors.
0110	KIN	Pullup*	KOUT	None	On/Off mode through specific long-press button timing or PWR_OFF_CMD.
0111	KIN	Pullup*	KOUT	None	Custom Soft-Reset. Off mode through PWR_OFF_CMD (30ms delay). On mode through specific long-press (3s) or CHGIN insertion. Soft-reset through specific long press (12s).
1000-1111	_	_	_	_	Reserved

 $^{^{*}}$ Pullup is connected to V_{CCINT} .




Figure 1. Power Function Input Control Modes Flow Diagrams

Power Sequencing

The sequencing of the buck regulators and LDOs during power-on is configurable. See $\underline{\text{Table 1}}$ for details. Regulators can be configured to turn on at one of three points during the power-on process: 34ms after the power-on event, after the $\overline{\text{RST}}$ signal is released, or at two points in between. The two points between SYS and $\overline{\text{RST}}$ are fixed proportionally to the duration of the Power-On Reset (POR) process, but the overall time of the reset delay is configurable (80ms, 120ms, 220ms, 420ms). The timing relationship is presented graphically in Figure 2.




Figure 2. Reset Sequence Programming

Additionally, the regulators can be selected to default off and can be turned on with an I 2 C command after \overline{RST} is released. Each LDO regulator can be configured to be always-on as long as SYS or BAT is present.

The SYS voltage is monitored during the power-on sequence. If an undervoltage condition is detected on SYS during the sequencing process with a valid voltage at CHGIN, the process repeats from the point where SYS was enabled to allow more time for the voltage to stabilize. If there is not a valid voltage at CHGIN, the device returns to the off state to avoid draining the battery. Power is also turned off if an undervoltage condition is detected on SYS.

Smart Power Selector

The smart power selector seamlessly distributes power from the external CHGIN input to the battery (BAT) and the system (SYS). With both an external adapter and battery connected, the smart power selector basic functions are:

- When the system load requirements are less than the input current limit, the battery is charged with residual power from the input.
- When the system load requirements exceed the input current limit, the battery supplies supplemental current to the load.
- When the battery is connected and there is no external power input, the system is powered from the battery.




Figure 3. Smart Power Selector Current/Voltage Behavior

Thermal Current Regulation

In case the die temperature exceeds the normal limit, the MAX14690 will attempt to limit the temperature increase by reducing the input current from CHGIN. In this condition, the system load has priority over charger current, so the input current is first reduced by lowering the charge current. If the junction temperature continues to rise and reaches the maximum operating limit, no input current is drawn from CHGIN and the battery powers the entire system load.

System Load Switch

An internal $80m\Omega$ (typ) MOSFET connects SYS to BAT when no voltage source is available on CHGIN. When an external source is detected at CHGIN, this switch opens and SYS is powered from the input source through the input current limiter. The SYS-to-BAT switch also prevents V_{SYS} from falling below V_{BAT} when the system load exceeds the input current limit. If V_{SYS} drops to V_{BAT} due to the current limit, the load switch turns on so the load is supported by the battery. If the system load continuously exceeds the input current limit the battery is not charged. This is useful for handling loads that are nominally below the input current limit but have high current peaks exceeding the input current limit. During these peaks, battery energy is used, but at all other times the battery charges. See Figure 3.

The pin EXT can drive the gate of an external pMOS connected between SYS (source, bulk) and BAT (drain) in parallel to the internal one.

EXT voltage is the buffered version of the internal gate command that controls the internal $80m\Omega$ (typ) MOSFET.

Note: The body diode of an external pMOS connected between BAT and SYS remains present when the device is in off mode.

Input Limiter

The input limiter distributes power from the external adapter to the system load and battery charger. In addition to the input limiter's primary function of passing power to the system load and charger, it performs several additional functions to optimize use of available power:

Invalid CHGIN Voltage Protection: If CHGIN is above the overvoltage threshold, the MAX14690 enters overvoltage lockout (OVL). OVL protects the MAX14690 and downstream circuitry from high-voltage stress up to 28V and down to -5.5V. During OVL, the internal circuit remains powered and an interrupt is sent to the host. During OVL, the charger turns off and the system load switch closes, allowing the battery to power SYS. CHGIN is also invalid if it is less than V_{BAT} , or less than the USB undervoltage threshold. With an invalid input voltage, the SYS-to-BAT load switch closes and allows the battery to power SYS.

CHGIN Input Current Limit: The CHGIN input current is limited to prevent input overload. The input current limit is controlled by I²C.

Thermal Limiting: In case the die temperature exceeds the normal limit (T_{CHG_LIM}), the MAX14690 attempts to limit temperature increase by reducing the input current from CHGIN. In this condition, the system load has priority over the charger current, so the input current is first reduced by lowering the charge current. If the junction temperature continues to rise and reaches the maximum operating limit (T_{CHGIN_SHDN}), no input current is drawn from CHGIN and the battery powers the entire system load.

Adaptive Battery Charging: While the system is powered from CHGIN, the charger draws power from SYS to charge the battery. If the total load exceeds the input current limit, an adaptive charger control loop reduces charge current to prevent $V_{\mbox{SYS}}$ from collapsing.

When the charge current is reduced below 50% due to I_{LIM} or T_{DIE} , the timer clock operates at half speed. When the charge current is reduced below 20% due to I_{LIM} or T_{DIE} , the timer clock is paused.

Fast-Charge Current Setting

The MAX14690 uses an external resistor connected from SET to GND to set the fast-charge current. The pre-charge and charge-termination currents are programmed as a percentage of this value via I²C registers. The fast-charge current resistor can be calculated as:

R_{SET} = K_{SET} x V_{SET}/I_{FChg}

where K_{SET} has a typical value of 2000A/A and V_{SET} has a typical value of 1V. The range of acceptable resistors for R_{SET} is $4k\Omega$ to $400k\Omega$.



Figure 4a. Charging Behavior Using Thermistor Monitor




Figure 4b. Charging Behavior Using JEITA Monitor

Table 2. Thermistor Monitoring/JEITA Monitoring Enable Control

ThermEn	JEITAEn	FUNCTION
0	_	Thermistor/JEITA Monitoring Off
1	0	Thermistor Monitoring On
1	1	JEITA Monitoring On

Thermistor/JEITA Monitoring with Charger Shutdown

The MAX14690 includes thermistor and JEITA monitoring to enhance safety when charging Li+ batteries. The battery pack temperature is measured from a divider formed by a pullup resistor connected to CAP and the battery-pack thermistor. The THM pin measures the voltage across the resistor divider and converts it to temperature. There are five temperature zones that can be read from the ThermStat bits in I²C. When thermistor monitoring is enabled, the charger is disabled for temperatures below T1 or above T3, as shown in Figure 4a. When JEITA monitoring is enabled, the charger will be disabled for temperatures below T1 or above T4, as shown in Figure 4b. See Table 2 and Table 3 on configuring the thermistor/JEITA monitoring.

Table 3. Voltage and Example Temperature Thresholds

	%CAP Thresholds on THM	Temperature Thresholds R _{PU} = 10k, R _{THM} = 10k (β = 3380)
T1	73.9	0°C
T2	64.5	10°C
Т3	32.9	45°C
T4	23.3	60°C

I²C Interface

The MAX14690 uses the two-wire I²C interface to communicate with the host microcontroller. The configuration settings and status information provided through this interface are detailed in the register descriptions.

I²C Addresses

The registers of the MAX14690 are accessed through the slave address of 0101000 (0x50 for writes/0x51 for reads).

Thermistor Monitoring with Charger Shutdown




Figure 5. Battery Charger State Diagram

Applications Information

I²C Interface

The MAX14690_ contain an I²C-compatible interface for data communication with a host controller (SCL and SDA). The interface supports a clock frequency of up to 400kHz. SCL and SDA require pullup resistors that are connected to a positive supply.

Start, Stop, And Repeated Start Conditions

When writing to the MAX14690_ using I²C, the master sends a START condition (S) followed by the MAX14690_ I²C address. After the address, the master sends the register address of the register that is to be programmed. The master then ends communication by issuing a STOP condition (P) to relinquish control of the bus, or a REPEATED START condition (Sr) to communicate to another I²C slave. See Figure 6.

Table 4. I²C Slave Addresses

ADDRESS FORMAT	HEX	BINARY
7-Bit Slave ID	0x28	0101000
Write Address	0x50	01010000
Read Address	0x51	01010001




Figure 6. I²C START, STOP and REPEATED START Conditions

Slave Address

Set the Read/Write bit high to configure the MAX14690_ to read mode (Table 4). Set the Read/Write bit low to configure the MAX14690_ to write mode. The address is the first byte of information sent to the MAX14690_ after the START condition.

Bit Transfer

One data bit is transferred on the rising edge of each SCL clock cycle. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high and stable are considered control signals (see the <u>Start, Stop, And Repeated Start Conditions</u> section). Both SDA and SCL remain high when the bus is not active.

Single-Byte Write

In this operation, the master sends an address and two data bytes to the slave device (<u>Figure 7</u>). The following procedure describes the single byte write operation:

- 1) The master sends a START condition
- 2) The master sends the 7-bit slave address plus a write bit (low)
- 3) The addressed slave asserts an ACK on the data line
- 4) The master sends the 8-bit register address
- 5) The slave asserts an ACK on the data line only if the address is valid (NAK if not)
- 6) The master sends 8 data bits
- 7) The slave asserts an ACK on the data line
- 8) The master generates a STOP condition




Figure 7. Write Byte Sequence

Burst Write

In this operation, the master sends an address and multiple data bytes to the slave device (Figure 8). The slave device automatically increments the register address after each data byte is sent, unless the register being accessed is 0x00, in which case the register address remains the same. The following procedure describes the burst write operation:

- 1) The master sends a START condition
- 2) The master sends the 7-bit slave address plus a write bit (low)
- 3) The addressed slave asserts an ACK on the data line
- 4) The master sends the 8-bit register address
- 5) The slave asserts an ACK on the data line only if the address is valid (NAK if not)
- 6) The master sends eight data bits
- 7) The slave asserts an ACK on the data line
- 8) Repeat 6 and 7 N-1 times
- 9) The master generates a STOP condition

Single Byte Read

In this operation, the master sends an address plus two data bytes and receives one data byte from the slave device (<u>Figure 9</u>). The following procedure describes the single byte read operation:

- 1)The master sends a START condition
- 2)The master sends the 7-bit slave address plus a write bit (low)
- 3)The addressed slave asserts an ACK on the data line
- 4)The master sends the 8-bit register address
- 5)The slave asserts an ACK on the data line only if the address is valid (NAK if not)
- 6)The master sends a REPEATED START condition
- 7)The master sends the 7-bit slave address plus a read bit (high)
- 8)The addressed slave asserts an ACK on the data line
- 9)The slave sends eight data bits
- 10) The master asserts a NACK on the data line
- 11) The master generates a STOP condition




Figure 8. Burst Write Sequence




Figure 9. Read Byte Sequence

Burst Read

In this operation, the master sends an address plus two data bytes and receives multiple data bytes from the slave device (<u>Figure 210</u>). The following procedure describes the burst byte read operation:

- 1)The master sends a START condition
- 2)The master sends the 7-bit slave address plus a write bit (low)
- 3)The addressed slave asserts an ACK on the data line
- 4)The master sends the 8-bit register address
- 5)The slave asserts an ACK on the data line only if the address is valid (NAK if not)
- 6)The master sends a REPEATED START condition
- 7)The master sends the 7-bit slave address plus a read bit (high)
- 8)The slave asserts an ACK on the data line

- 9)The slave sends eight data bits
- 10) The master asserts an ACK on the data line
- 11) Repeat 9 and 10 N-2 times
- 12) The slave sends the last eight data bits
- 13) The master asserts a NACK on the data line
- 14) The master generates a STOP condition

Acknowledge Bits

Data transfers are acknowledged with an acknowledge bit (ACK) or a not-acknowledge bit (NACK). Both the master and the MAX14690_ generate ACK bits. To generate an ACK, pull SDA low before the rising edge of the ninth clock pulse and hold it low during the high period of the ninth clock pulse (see Figure 3a11). To generate a NACK, leave SDA high before the rising edge of the ninth clock pulse and leave it high for the duration of the ninth clock pulse. Monitoring for NACK bits allows for detection of unsuccessful data transfers.




Figure 10. Burst Read Sequence




Figure 11. Acknowledge

MAX14690

PMIC with Ultra-Low I_Q Voltage Regulators and Battery Charger for Small Lithium Ion Systems

I2C Register Map

			}	}						
REGISTER ADDRESS	REGISTER NAME	R/W	B7	B6	B5	B4	B3	B2	B	B0
00×0	Chipld	∝				Chip_ld[7	Chip_Id[7:1,0] (Read-Only)			
0x01	ChipRev	æ				Chip_Rev	Chip_Rev[7:0] (Read-Only)			
0x02	StatusA	Ж	I	I		ThermStat[2:0]			ChgStat[2:0]	
0x03	StatusB	œ	ı	I	ILim	UsbOVP	UsbOk	ChgThrmSd	ChgThrmReg	ChgTmo
0x04	StatusC	æ	I	ı	ı	ThrmBk1	ThrmBk2	ThrmLD01	ThrmLD02	ThrmLD03
0x05	IntA	COR	ThermStatInt	ChgStatInt	LimInt	UsbOVPInt	UsbOkInt	ChgThrm SdInt	ChgThrm RegInt	ChgTmoInt
90×0	IntB	COR	I	I	ı	ThrmBk1Int	ThrmBk0Int	ThrmLDO1Int	ThrmLDO2Int	ThrmLD03Int
0x07	IntMaskA	RW	Therm StatIntM	ChgStatIntM	ILimIntM	UsbOVPIntM	UsbOkIntM	ChgThrm SdIntM	ChgThrm RegIntM	ChgTmoIntM
0×08	IntMaskB	RW	I	I	I	ThrmBk1IntM	Thrm Bk0IntM	Thm LDO1IntM	Thrm LDO2IntM	Thm LDO3IntM
60×0	ILimCntl	R/W	I	I	ı	I	I	I	ILimCntl[1:0]	nt[[1:0]
0×0A*	ChgCntlA	R/W**	ChgAutoStp	ChgAuto ReSta	BatRe	BatReChg[1:0]		BatReg[2:0]		ChgEn
0x0B*	ChgCntlB	R/W**			VPChg[2:0]		IPCF	IPChg[1:0]	ChgDo	ChgDone[1:0]
0×0C*	ChTmr	R/W**	I	I	MtCh	MtChgTmr[1:0]	FChg ⁷	FChgTmr[1:0]	PChgTmr[1:0]	mr[1:0]
0×0D	Buck1Cfg	R/W	3	Buck1Seq[2:0]		Buck1En[1:0]	En[1:0]	Buck1	Buck1Md[1:0]	Buck1Ind
0x0E	Buck1VSet	RW**	I	I			Buc	Buck1VSet[5:0]		
0×0F	Buck2Cfg	R/W		Buck2Seq[2:0]		Buck2En[1:0]	En[1:0]	Buck2	Buck2Md[1:0	Buck2Ind
0x10	Buck2VSet	R/W*	I	I			Buc	Buck2VSet[5:0]		
0x11	Reserved	l	I	I		l			I	
0x12	LDO1Cfg	RW		LDO1Seq[2:0]		I	LDO1 ActDSC	LDO1E	LDO1En[1:0]	LDO1Mode

I2C Register Map (continued)

REGISTER ADDRESS	REGISTER NAME	R/W	B7	B6	B5	B4	B3	B2	B4	B0
0x13	LDO1VSet	R/W**	1	1				LDO1VSet[4:0]		
0x14	LD02Cfg	R/W		LDO2Seq[2:0]		I	LDO2 ActDSC	LDO26	LDO2En[1:0]	LDO2Mode
0x15	LD02VSet	R/W**	ı	ı	ı			LDO2VSet[4:0]		
0x16	LD03Cfg	R/W		LDO3Seq[2:0]		I	LDO3 ActDSC	LDO3E	LDO3En[1:0]	LDO3Mode
0x17	LDO3VSet	R/W**	ı	ı	ı			LDO3VSet[4:0]		
0x18*	ThrmCfg	R/W**	ı	ı	ı	I	I	I	JEITAEn	ThermEn
0x19	MONCfg	R/W			MONR	MONRatioCfg[1:0]	MONHIZ		MONCtr[2:0]	
0x1A	BootCfg	R/W		PwrRstCfg[3:0]	fg[3:0]		SftRstCfg	BootD	BootDly[1:0]	I
0x1B	PinStat	R/W		ILimT[2:0]		I	PFN1	PFN2	MPC1	MPC0
0x1C	Buck1/2 Extra	R/W	Reserved	Reserved	Buck2 ActDSC	Buck2FFET	Reserved	Reserved	Buck1ActDSC	Buck1FFET
0x1D	PwrCfg	R/W	PFNxResEnaa	ı	I	I	ı	I	ı	StayOn
0x1E	NULL	ď	ı	ı	ı	I	I	1	ı	ı
0x1F	PwrOff	R/W				PWR	PWR_OFF_CMD			
Vote: COR:	Vote : COR = Clear-on-read	P								

*Register is reset to default value upon CHGIN rising edge.

** R if WriteProtect enabled (Table 35).

All R/W registers are reset to default value when entering the off state.

Reserved bits must not be modified from their default states to ensure proper operation.

I²C Register Descriptions

Table 5. Chipld Register (0x00)

ADDRESS:	0x00							
MODE:	Read-Only							
BIT	7	6	5	4	3	2	1	0
NAME				Chip_	ld[7:0]			
Chip_ld[7:0]	Chip_Id[7:0]	bits show infor	mation about t	he version of t	he MAX14690			

Table 6. ChipRev Register (0x01)

ADDRESS:	0x01							
MODE:	Read-Only							
BIT	7	6	5	4	3	2	1	0
NAME				Chip_F	Rev[7:0]			
Chip_Rev[7:0]	Chip_Rev[7:0)] bits show inf	formation abou	it the revision o	of the MAX146	90_ silicon.		

Table 7. StatusA Register (0x02)

ADDRESS:	0x02							
MODE:	Read-Only							
BIT	7	6	5	4	3	2	1	0
NAME	-	-		ThermStat[2:0)]		ChgStat[2:0]	
ThermStat[2:0]	000 = T < T1 001 = T1 < T 010 = T2 < T 011 = T3 < T 100 = T > T4 101 = No the thermistor module 110 = NTC in	7 < T27 < T37 < T4ermistor detected	ed (THM high node may not nrough Therm	function prope En		e that if a parall	lel resistor is us	sed for
ChgStat[2:0]	010 = Pre-ch 011 = Fast-cl 100 = Fast-cl 101 = Mainta 110 = Mainta	er off	ss t current mod t voltage mod ogress er done	le in progress	jure 5)			

Table 8. StatusB Register (0x03)

ADDRESS:	0x03							
MODE:	Read-Only							
BIT	7	6	5	4	3	2	1	0
NAME	_	_	ILim	UsbOVP	UsbOk	Chg ThrmSd	Chg ThrmReg	ChgTmo
ILim	0 = CHGIN ir	Current Limit nput current is nput is in curre						
UsbOVP		GIN OVP OVP is not activ OVP is active.	re.					
UsbOk				of valid range				
ChgThrmSd	0 = Charger		nt limiter is in	normal operati thermal shutdo	•			
ChgThrmReg	0 = Charger		ormally, or dis	abled. on mode and c	harging currer	nt is being activ	rely reduced to	prevent
ChgTmo	0 = Charger	ne-Out Condition is running norm has reached a	nally, or disabl	ed. ition. ChgStat =	=1 11 in this co	ondition (see F	igure 5).	

Table 9. StatusC Register (0x04)

ADDRESS:	0x04									
MODE:	Read-Only									
BIT	7	6	5	4	3	2	1	0		
NAME	_	_	_	ThrmBuck1	ThrmBuck2	ThrmLDO1	ThrmLDO2	ThrmLDO3		
ThrmBuck1	1	OT in Therma Thermal Off I								
ThrmBuck2		0 = Buck2 NOT in Thermal Off mode 1 = Buck2 in Thermal Off Mode								
ThrmLDO1	-	OT in Thermal Thermal Off N								
ThrmLDO2		OT in Thermal Thermal Off N								
ThrmLDO3		OT in Thermal Thermal Off N								

Table 10. IntA Register (0x05)

ADDRESS:	0x05							
MODE:	Clear On Re	ad						
BIT	7	6	5	4	3	2	1	0
NAME	Therm StatInt	ChgStatInt	lLimInt	UsbOVPInt	UsbOk	Chg ThrmSdInt	Therm RegInt	Chg TmoInt
ThermStatInt	Change in Th	nermStat cause	ed interrupt.					
ChgStatInt	Change in C	hgStat caused	interrupt, or fi	st detection co	mplete after P	OR.		
lLimInt	Input current	limit triggered	caused interru	ıpt.				
UsbOVPInt	Change in UsbOVP caused interrupt.							
UsbOk	Change in U	sbOk caused ir	nterrupt.					
ChgThrmSdInt	Change in C	hgThrmSd cau	sed interrupt.					
ThermRegInt	Change in C	hgThrmReg ca	used interrupt	•				
ChgTmoInt	Change in C	hgTmo caused	interrupt.					
ThermStatInt	Change in Th	nermStat cause	ed interrupt.					

Table 11. IntB Register (0x06)

ADDRESS:	0x06	0x06								
MODE:	Clear On Read									
BIT	7	7 6 5 4 3 2 1 0								
NAME	_	_	_	Thrm Buck1Int	Thrm Buck2Int	Thrm LDO1Int	Thrm LDO2Int	Thrm LDO3Int		
ThrmBuck1Int	Change in Th	Change in ThrmBuck1 caused interrupt.								
ThrmBuck2Int	Change in Th	nrmBuck2 caus	sed interrupt.							
ThrmLDO1Int	Change in Th	nrmLDO1 caus	ed interrupt.							
ThrmLDO2Int	Change in Th	Change in ThrmLDO2 caused interrupt.								
ThrmLDO3Int	Change in Th	nrmLDO3 caus	ed interrupt.							

Table 12. IntMaskA Register (0x07)

ADDRESS:	0x07								
MODE:	Read/Write								
BIT	7	6	5	4	3	2	1	0	
NAME	Therm StatIntM	Chg StatIntM	ILimIntM	Usb OVPIntM	UsbOkM	ChgThrm SdIntM	Therm RegIntM	Chg TmoIntM	
ThermStatIntM	0 = Mask	ThermStatIntM masks the ThermStatInt interrupt in the IntA register (0x05). O = Mask 1 = Not masked							
ChgStatIntM	ChgStatIntM 0 = Mask 1 = Not mask		gStatInt interru	pt in the IntA r	egister (0x05).				
ILimIntM	0 = Mask	LimIntM masks the ILimInt interrupt in the IntB register (0x06). 1 = Mask 1 = Not masked							
UsbOVPIntM	UsbOVPIntM 0 = Mask 1 = Not mask		bOVPInt inter	upt in the IntA	register (0x05).			
UsbOkM	UsbOkM mas 0 = Mask 1 = Not mask		interrupt in the	e IntB register	(0x06).				
ChgThrm SdIntM	ChgThrmSdI 0 = Mask 1 = Not mask		ChgThrmSdlr	nt interrupt in th	ne IntB registe	r (0x06).			
ThermRegIntM	0 = Mask	ThermRegIntM masks the ThermRegInt interrupt in the IntA register (0x05). 0 = Mask 1 = Not masked							
ChgTmoIntM	0 = Mask	ChgTmoIntM masks the ChgTmoInt interrupt in the IntA register (0x05).							

Table 13. IntMaskB Register (0x08)

ADDRESS:	0x08									
MODE:	Read/Write									
BIT	7	7 6 5 4 3 2 1 0								
NAME	_	_	_	Thrm Buck1IntM	Thrm Buck2IntM	Thrm LDO1IntM	Thrm LDO2IntM	Thrm LDO3IntM		
ThrmBuck1 IntM	0 = Mask 1 = Not ma	0 = Mask 1 = Not masked								
ThrmBuck2 IntM	0 = Mask 1 = Not ma	0 = Mask 1 = Not masked								
ThrmLDO1 IntM	0 = Mask 1 = Not ma	asked								
ThrmLDO2 IntM	0 = Mask 1 = Not masked									
ThrmLDO3 IntM	0 = Mask 1 = Not ma	asked								

Table 14. ILimCntl Register (0x09)

ADDRESS:	0x09										
MODE:	Read/Write*	Read/Write* or Read-Only if Write-Protect Enabled (see Table 35)									
BIT	7	7 6 5 4 3 2 1 0									
NAME	_	ILimCntl [1:0]									
ILimCntl[1:0]		om Input Curre al Characterist		etails)							

^{*}Register is reset to default value upon CHGIN rising edge.

Table 15. ChgCntlA Register (0x0A)

ADDRESS:	0x0A									
MODE:	Read/Write*	or Ready-On	y if Write-Pro	otect Enabled	(see Table 35	5)				
BIT	7	6	5	4	3	2	1	0		
NAME	ChgAuto Stp	ChgAuto ReSta BatReChg[1:0] BatReg[2:0] ChgEn						ChgEn		
ChgAutoStp	0 = Autostop	Charger Auto-Stop. Controls the transition from Maintain Charger to Maintain Charger Done. 3 = Autostop disabled. 4 = Autostop enabled.								
ChgAutoReSta	0 = Charger (see Charger	harger Auto Restart Control = Charger remains in maintain charge done even when VBAT is less than charge restart threshold ee Charger state diagram). = Charger automatically restarts when VBAT drops below charge restart threshold.								
BatReChg[1:0]	00 = BatReg 01 = BatReg 10 = BatReg	Recharge Threshold in Relation to BatReg 00 = BatReg - 70mV 01 = BatReg - 120mV 10 = BatReg - 170mV 11 = BatReg - 220mV								
BatReg[2:0]	000 = 4.05V 001 = 4.10V 010 = 4.15V 011 = 4.20V 100 = 4.25V 101 = 4.30V 110 = 4.35V	attery Regulat	ion Threshold							
ChgEn	0 = Charger	111 = Reserved On/Off Control for Charger (does not affect SYS node). 0 = Charger disabled. 1 = Charger enabled.								

^{*}Register is reset to default value upon CHGIN rising edge.

Table 16. ChgCntlB Register (0x0B)

ADDRESS:	0x0B							
MODE:	Read/Write*							
BIT	7	6	5	4	3	2	1	0
NAME	-		VPChg[2:0]		IPC	ng[1:0]	ChgDo	ne[1:0]
VPChg[2:0]	Pre-charge vo 000 = 2.10V 001 = 2.25V 010 = 2.40V 111 = 2.55V 100 = 2.70V 101 = 2.85V 110 = 3.00V 111 = 3.15V	oltage thresh	old setting					
IPChg[1:0]	Pre-charge cu 00 = 0.05 x I _F 01 = 0.1 x I _F C 10 = 0.2 x I _F C 11 = 0.3 x I _F C	Chg :HG						
ChgDone[1:0]	Charge Done 00 = 0.05 x I _F 01 = 0.1 x I _{FC} 10 = 0.2 x I _{FC} 11 = 0.3 x I _{FC}	Threshold S Chg Chg	etting					

^{*}Register is reset to default value upon CHGIN rising edge.

Table 17. ChTmr Register (0x0C)

ADDRESS:	0x0C											
MODE:	Read/Write*	Read/Write*										
BIT	7	6	5	4	3	2	1	0				
NAME	-	-	MtChg	Tmr[1:0]	FChg1	Γmr[1:0]	PChg ⁻	Γmr[1:0]				
MtChgTmr [1:0]	Maintain Char 00 = 0min 01 = 15min 10 = 30min 11 = 60min	rge Timer Set	ting									
FChgTmr[1:0]	Fast- Charge 00 = 75min 01 = 150min 10 = 300min 11 = 600min	Timer Setting	l									
PChgTmr[1:0]	Pre-charge Ti 00 = 30min 01 = 60min 10 = 120min 11 = 240min	mer Setting										

^{*}Register is reset to default value upon CHGIN rising edge.

Table 18. Buck1Cfg Register (0x0D)

ADDRESS:	0x0D								
MODE:	Read/Write								
BIT	7	6	5	4	3	2	1	0	
NAME	Buck1	Seq[2:0] (Rea	id-only)	Buck	1En[1:0]	Buck1	Md[1:0]	Buck1Ind	
Buck1Seq[2:0]	000 = Disable 001 = Reserv 010 = Enable 011 = Enable 100 = Enable 101 = Reserv 110 = Reserv	1 = Reserved 0 = Enabled at 0% of Boot/POR Process Delay Control 1 = Enabled at 25% of Boot/POR Process Delay Control 0 = Enabled at 50% of Boot/POR Process Delay Control 1 = Reserved							
Buck1En[1:0]	00 = Disableo 01 = Enableo 10 = Enableo	d (Buck1 OUT I I when MPC0	is high (regard	scharged unle	ess in Hard Re	set/ShutDown/0	Off Mode)		
Buck1Md[1:0]	00 = Burst m 01 = Forced 10 = Forced	1 = Enabled when MPC1 is high (regardless of MPC0) Buck1 Mode Select 10 = Burst mode 11 = Forced PWM mode 10 = Forced PWM mode when MPC0 is high (regardless of MPC1) 11 = Forced PWM mode when MPC1 is high (regardless of MPC0)							
Buck1Ind	Buck1 Inductance select 0 = inductance is 2.2µH 1 = inductance is 4.7µH								

Table 19. Buck1VSet Register (0x0E)

ADDRESS:	0x0E							
MODE:	Read/Write							
BIT	7	6	5	4	3	2	1	0
NAME	-	-			Buck1\	/Set[5:0]		
Buck1VSet [5:0]		from 0.8V to 1 3V 325V 3V		,	itched and car	n change only v	vhen Buck1 is	Disabled.

Table 20. Buck2Cfg Register (0x0F)

ADDRESS:	0x0F									
MODE:	Read/Write									
BIT	7	6	5	4	3	2	1	0		
NAME	Buck2	Seq[2:0] (Rea	d-only)	Buck	2En[1:0]	Buck2	Md[1:0]	Buck2Ind		
Buck2Seq[2:0]	000 = Disable 001 = Reserv 010 = Enable 011 = Enable 100 = Enable 101 = Reserv 110 = Reserv	1 = Reserved 2 = Enabled at 0% of Boot/POR Process Delay Control 3 = Enabled at 25% of Boot/POR Process Delay Control 4 = Enabled at 50% of Boot/POR Process Delay Control 5 = Enabled at 50% of Boot/POR Process Delay Control 6 = Reserved								
Buck2En[1:0]	00 = Disabled 01 = Enabled 10 = Enabled	d (Buck2 OUT I I when MPC0	is high (regard	ischarged unle	ess in Hard Res	set/ShutDown/0	Off Mode)			
Buck2Md[1:0]	00 = Burst mo 01 = Forced I 10 = Forced I	11 = Enabled when MPC1 is high (regardless of MPC0) Buck2 Mode Select 00 = Burst mode 01 = Forced PWM mode 10 = Forced PWM mode when MPC0 is high (regardless of MPC1) 11 = Forced PWM mode when MPC1 is high (regardless of MPC0)								
Buck2Ind	Buck2 Inductance select 0 = inductance is 2.2μH 1 = inductance is 4.7μH (we may need to choose 4.7μH as default for Buck2)									

Table 21. Buck2VSet Register (0x10)

ADDRESS:	0x10							
MODE:	Read/Write							
ВІТ	7	6	5	4	3	2	1	0
NAME	-	-			Buck2\	/Set[5:0]		•
Buck2VSet [5:0]		from 1.5V to 3 / 5V	ng This setting 3.3V in 50mV ir	-	tched and can	ı change only v	vhen Buck2 is	Disabled.

Table 22. LDO1Cfg Register (0x12)

ADDRESS:	0x12								
MODE:	Read/Write								
BIT	7	6	5	4	3	2	1	0	
NAME							LDO1 Mode		
LDO1Seq[2:0]	000 = Disable 001 = Enable 010 = Enable 011 = Enable 100 = Enable 101 = Disable 110 = Disable	DO1 Enable Configuration (Read-only) 00 = Disabled 01 = Enabled always when BAT/SYS is present 10 = Enabled at 0% of Boot/POR Process Delay Control 11 = Enabled at 25% of Boot/POR Process Delay Control 00 = Enabled at 50% of Boot/POR Process Delay Control 01 = Disabled 10 = Disabled 11 = Controlled by LDO1En[1:0] after 100% of Boot/POR Process Delay Control							
LDO1ActDSC	0: LDO1 outp		ely discharge	d only in HardF d in HardReset		o when its Ena	ible goes Low		
LDO1En[1:0]	00 = Disable 01 = Enable 10 = Enable	1: LDO1 output will be actively discharged in HardReset mode and also when its Enable goes Low LDO1 Enable Configuration (effective only when LDO1Seq = 111) 00 = Disabled – LDOs OUT not actively discharged unless Hard-Reset/Shutdown/Off Mode 01 = Enabled 10 = Enabled when MPC0 is high (regardless of MPC1) 11 = Enabled when MPC1 is high (regardless of MPC0)							
LDO1Mode	LDO1 Mode Control 0 = Normal LDO operating mode 1 = Load switch mode. FET is either fully ON or OFF depending on state of LDO1En. When FET is ON, the output is unregulated. This setting is internally latched and can change only when the LDO is disabled.								

Table 23. LDO1VSet Register (0x13)

ADDRESS:	0x13									
MODE:	Read-Only*									
BIT	7	6	5	4	3	2	1	0		
NAME	LDO1Vset[4:0]									
LDO1VSet[4:0]		<i>'</i>		increments						

Table 24. LDO2Cfg Register (0x14)

ADDRESS:	0x14									
MODE:	Read/Write									
BIT	7	6	5	4	3	2	1	0		
NAME	LDO28	Seq[2:0] (Rea	d Only)	RFU	LDO2Act DSC	LDO2	En[1:0]	LDO2 Mode		
LDO2Seq [2:0]	000 = Disable 001 = Enable 010 = Enable 011 = Enable 100 = Enable 101 = Disable 110 = Disable	LDO2 Enable Configuration (Read only) 000 = Disabled 001 = Enabled always when BAT/SYS is present 010 = Enabled at 0% of Boot/POR Process Delay Control 011 = Enabled at 25% of Boot/POR Process Delay Control 100 = Enabled at 50% of Boot/POR Process Delay Control 101 = Disabled 110 = Disabled 111 = Controlled by LDO2En[1:0] after 100% of Boot/POR Process Delay Control								
LDO2ActDSC	0 = LDO2 ou	•	tively discharge	ed only in Hard ed in HardRese		so when its Er	nable goes Lov	N		
LDO2En [1:0]	00 = Disabled 01 = Enabled 10 = Enabled	1 = LDO2 output will be actively discharged in HardReset mode and also when its Enable goes Low LDO2 Enable Configuration (effective only when LDO2Seq = 111) 00 = Disabled – LDO's OUT not actively discharged unless HardReset/ShutDown/Off Mode 01 = Enabled 10 = Enabled when MPC0 is high (regardless of MPC1) 11 = Enabled when MPC1 is high (regardless of MPC0)								
LDO2Mode	11 = Enabled when MPC1 is high (regardless of MPC0) LDO2 Mode Control 0 = Normal LDO operating mode 1 = Load switch mode. FET is either fully ON or OFF depending on state of LDO2En. When FET is ON, the output is unregulated. This setting is internally latched and can change only when the LDO is disabled.									

Table 25. LDO2VSet Register (0x15)

ADDRESS:	0x15									
MODE:	Read/Write									
BIT	7	6	5	4	3	2	1	0		
NAME	LDO2Vset[4:0]									
LDO2VSet[4:0]		<i>'</i>		increments						

Table 26. LDO3Cfg Register (0x16)

ADDRESS:	0x16									
MODE:	Read/Write									
BIT	7	6	5	4	3	2	1	0		
NAME	LDO38	Seq[2:0] (Read	d-Only)	RFU	LDO3Act DSC	LDO3	En[1:0]	LDO3 Mode		
LDO3Seq[2:0]	000 = Disable 001 = Enable 010 = Enable 011 = Enable 100 = Enable 101 = Disable 110 = Disable	LDO3 Enable Configuration (Read only) 000 = Disabled 001 = Enabled always when BAT/SYS is present 010 = Enabled at 0% of Boot/POR Process Delay Control 011 = Enabled at 25% of Boot/POR Process Delay Control 100 = Enabled at 50% of Boot/POR Process Delay Control 101 = Disabled 110 = Disabled 111 = Controlled by LDO3En[1:0] after 100% of Boot/POR Process Delay Control								
LDO3ActDSC		tput will be ac	tively discharge	ed only in Hard ed in HardRese		also when its E	Enable goes Lo	ow		
LDO3En[1:0]	1 = LDO3 output will be actively discharged in HardReset modes and also when its Enable goes Low LDO3 Enable Configuration (effective only when LDO3Seq == 111) 00 = Disabled. LDO's OUT not actively discharged unless in HardReset/ShutDown/Off Mode 01 = Enabled 10 = Enabled when MPC0 is high (regardless of MPC1) 11 = Enabled when MPC1 is high (regardless of MPC0)									
LDO3Mode	LDO3 Mode Control 0 = Normal LDO operating mode 1 = Load switch mode. FET is either fully ON or OFF depending on state of LDO3En. When FET is ON, the output is unregulated. This setting is internally latched and can change only when the LDO is disabled.									

Table 27. LDO3VSet Register (0x17)

ADDRESS:	0x17									
MODE:	Read/Write									
BIT	7	6	5	4	3	2	1	0		
NAME	LDO3Vset[4:0]									
LDO3VSet[4:0]		<i>'</i>	-	increments						

Table 28. ThrmCfg Register (0x18)

ADDRESS:	0x18										
MODE:	Read/Write										
BIT	7	7 6 5 4 3 2 1 0									
NAME	-	-	-	-	-	-	JEITAEn	ThermEn			
JEITAEn	0 = JEITA mo	Thermal or JEITA Monitoring Enable 0 = JEITA monitoring disabled 1 = JEITA Monitoring Enabled, only if ThermEn = 1									
ThermEn	0 = Thermal	EITA Monitorin Monitoring Dis Monitoring Ena	abled								

^{*}Register is reset to default value upon CHGIN rising edge.

Table 29. MONCfg Register (0x19)

ADDRESS:	0x19								
MODE:	Read/Write								
BIT	7	6	6 5 4 3 2 1						
NAME			MONRatioCfg[1:0] MONtHiZ MONCtr[2:0]						
MONRatioCfg	MON Resisti 00 = 4:1 01 = 3:1 10 = 2:1 11 = 1:1	01 = 3:1 10 = 2:1							
MONtHiZ		ODE condition OW by 100k pu	-	or					
MONCtr[2:0]	000 = MON i 001 = MON c 010 = MON c 011 = MON c 100 = MON c 101 = MON c 110 = MON c	s not connected to a	ed to any inter resistive part resistive part resistive part resistive part resistive part resistive part	ition of BATT	OUT OUT OUT OUT OUT OUT	on MONHiZ			

Table 30. BootCfg Register (0x1A)

ADDRESS:	0x1A									
MODE:	Read-Only									
BIT	7 6 5 4 3 2 1 0									
NAME		PwrRstCfg[3:0] SftRstCfg BootDly[1:0] RFU								
PwrRstCfg [3:0]	See Table 1									
SftRstCfg	0 = Registers	Soft Reset Register Default 0 = Registers do not reset to default values on soft reset 1 = Registers reset to default values on soft reset								
BootDly[1:0]	Boot/POR Pr 00 = 80ms + 01 = 120ms - 10 = 220ms - 11 = 420ms +	+ 34ms + 34ms	Control							

Table 31. PinStat Register (0x1B)

ADDRESS:	0x1B								
MODE:	Read/Write								
BIT	7	6	5	4	3	2	1	0	
NAME									
ILim_T[2:0]	Monitor of Tr 000 = Input L 001 = 100mA 010 = 500mA 100 =1A	Limiter Off	Current Setting	3					
PFN1	PFN1 Input S 0 = pin low 1 = pin high	State							
PFN2	PFN2 In/Out 0 = pin low 1 = pin high	State							
MPC1	MPC1 Input 0 = pin low 1 = pin high	State							
MPC0	MPC0 Input 0 = pin low 1 = pin high	State							

Table 32. Buck1/2Extra Control Register (0x1C)

ADDRESS:	0x1C									
MODE:	Read/Write									
BIT	7	6	5	4	3	2	1	0		
NAME	Reserved	Reserved	Buck2 ActDSC	Buck2 FFET	Reserved	Reserved	Buck1 ActDSC	Buck1 FFET		
Buck2ActDSC	0 = Buck2 ou	Buck2 Active Discharge Control 0 = Buck2 output will be actively discharged only in HardReset mode 1 = Buck2 output will be actively discharged in HardReset mode and also when its Enable goes Low								
Buck2FFET	0 = FET Scal	Buck2 Force FET scaling (it reduces I _Q by lowering the nMOS power to 20% of the nominal value) 0 = FET Scaling only enabled during the Buck2 Turn-On Sequence 1 = FET Scaling enabled during the Buck2 Turn-On Sequence and also in the Buck2 Steady On state								
Buck1ActDSC	0 = Buck1 ou	Buck1 Active Discharge Control 0 = Buck1 output will be actively discharged only in HardReset mode 1 = Buck1 output will be actively discharged in HardReset mode and also when its Enable goes Low.								
Buck1FFET	0 = FET Scal	ing only enable	ed during the E	Buck1 Turn-On	•		ominal value) Steady ON sta	ite		

Table 33. PwrCfg Register (0x1D)

ADDRESS:	0x1D									
MODE:	Read/Write									
BIT	7	6	5	4	3	2	1	0		
NAME	PFNx ResEna	-	-	-	_	_	_	StayOn		
PFNxResEna	0 = No interr	PFN_ Automatic Internal Pull-Up/Pull-Down Enable 0 = No internal pullup/pulldown 1 = Automatic internal pullup/pulldown as per Table 1								
StayOn	prevent the p	This bit is used to ensure that the processor booted correctly. This bit must be set within 5s of power-on to prevent the part from shutting down and returning to the power-off condition. This bit has no effect after being set. 0 = Shut down 5s after power-on								

Table 34. PwrOff Register (0x1F)

ADDRESS:	0x1F									
MODE:	Read/Write									
BIT	7	6	5	4	3	2	1	0		
NAME	PWR_CMD[7:0]									
PWR_CMD [7:0]	when it has r	to this registe no effect. Writir g[3:0] modes 0 HGIN. In all oth	ng any other co 110 and 0111,	ode has no effe the part can b	ect. e turned back (n PwrRstCfg[3: on by a button HGIN will turn	press or a val	id voltage		

Table 35. Register Bit Default Values

REGISTER BITS	MAX14690A	MAX14690B	MAX14690C	MAX14690D	MAX14690E	MAX14690N	MAX14690H	MAX14690I	MAX14690J	MAX14690K
ChgAutoStp	Enabled									
ChgAutoReSta	Enabled									
BatReChg[1:0]	-120mV	-220mV	-220mV	-220mV	-120mV	-120mV	-220mV	-120mV	-120mV	-220mV
BatReg[2:0]	4.20V	4.30V	4.35V	4.20V	4.20V	4.20V	4.35V	4.20V	4.35V	4.20V
ChgEn	Enabled									
Buck1En[1]	Disabled									
VPChg[2:0]	2.85V	3.00V	3.00V	3.00V	2.85V	3.00V	3.00V	3.00V	3.00V	3.00V
IPChg[1:0]	0.10 x IFChg	0.05 x IFChg	0.10 x IFCHg							
ChgDone[1:0]	0.05 x IFChg	0.10 x IFChg	0.10 x IFChg	0.05 x IFChg	0.05 x IFChg	0.10 x IFChg	0.1 x IFChg	0.10 x IFChg	0.10 x IFChg	0.05 x IFChg
MtChgTmr[1:0]	60min	30min	uim0	0min	60min	0min	0min	0min	0min	0min
FChgTmr[1:0]	300min	150min	300min	150min	600min	300min	300min	300min	300min	150min
PChgTmr[1:0]	30min	240min	60min	30min	30min	60min	60min	60min	60min	30min
Buck1Seq[2:0] (Read-Only)	Buck1En	25% boot	Disabled	0% boot	Buck1En	25% boot	0% boot	Buck1En	Buck1En	0% boot
Buck1Ind	2.2µН	2.2µH	2.2µH	2.2mH						
Buck1VSet[5:0]	1.2V	1.175V	1.8V	1.3V	1.2V	1.2V	1.8V	1.2V	1.2V	1.3V
Buck2Seq[2:0] (Read-Only)	0% boot	0% boot	25% boot	Buck2En	0% boot	25% boot	Buck2En	25% boot	25% boot	Buck2En
Buck2Ind	2.2µН	2.2µH	2.2µH	2.2µН	2.2µH	2.2µH	2.2µН	2.2µH	2.2µH	2.2µH
Buck2VSet[5:0]	1.8V	1.8V	2.0V	1.8V	2.2V	1.8V	3.3V	2.85V	2.85V	1.8V
Buck1_lup_SET[2:0]	100mA									
Buck2_lup_SET[2:0]	100mA									
LDO1Seq[2:0] (Read-Only)	LD01En	Always On	LD01En	0% boot	Always On	Always On	LD01En	LD01En	LD01En	0% boot
LDO1Mode	LDO	LDO	ГВО	LDO	TDO	ГБО	TDO	LDO	LDO	TDO
LDO1Vset[4:0]	3.0V	2.0V	3.1V	3.1V	2V	1.8V	3.0V	1.8V	1.8V	3.1V

Table 35. Register Bit Default Values (continued)

))))))) ;;;;;	(
REGISTER BITS	MAX14690A	MAX14690B	MAX14690C	MAX14690D	MAX14690E	MAX14690N	MAX14690H	MAX146901	MAX14690J	MAX14690K
LDO2Seq[2:0] (Read-Only)	LDO2En	LD02En	LD02En	LDO2En	LD02En	LDO2En	LDO2En	LDO2En	LD02En	LDO2En
LDO2Mode	Switch	ГРО	ГРО	Switch	ГРО	CDO	ГРО	CDO	ГВО	Switch
LDO2Vset[4:0]	3.77	3.2V	1.8V	0.8V	2.7V	3.2V	3.0V	1.2V	1.2V	0.8V
LDO3Seq[2:0] (Read-Only)	LDO3En	LD03En	LD03En	LDO3En	LD03En	LD03En	LDO3En	LD03En	LD03En	LDO3En
LDO3Mode	Switch	Switch	Switch	Switch	Switch	CDO	ГРО	CDO	ГВО	Switch
LDO3Vset[4:0]	3.7V	3.77	1.8V	0.8V	3.77	3.0V	3.0V	38	38	0.8V
JEITAEn	Disabled	Enabled	Enabled	Disabled	Enabled	Disabled	Enabled	Disabled	Disabled	Disabled
ThermEn	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
PwrRstCfg[3:0] (Read-Only)	#NIY	#NIY	Soft Reset	CR Low	Soft Reset	KIN	KIN	Soft Reset	Soft Reset	Soft Reset
SftRstCfg (Read-Only)	Hold	Reset	Reset	Reset	Hold	Hold	Reset	Hold	PIOH	Reset
BootDly[1:0] (Read-Only)	(120 + 34)ms	(80 + 34)ms	(120 + 34)ms	(80 + 34)ms	(80 + 34)ms	(120 + 34)ms	(120 + 34)ms	(120 + 34)ms	(120 + 34)ms	(80 + 34)ms
PFNxResEna	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
StayOn	5s Turnoff	Stay On	Stay On	Stay On	Stay On	Stay On	Stay On	Stay On	Stay On	Stay On
WriteProtect	Writable	Writable	Writable	Writable	Writable	Writable	Writable	Writable	Writable	Writable
ILimCntl[1:0]	500mA	500mA	500mA	500mA	500mA	500mA	500mA	500mA	100mA	500mA

Table 36. Register Default Values

REGISTER	REGISTER					DEFAULT VALUES	VALUES				
ADDRESS	NAME	MAX14690A	MAX14690B	MAX14690C	MAX14690D	MAX14690E	MAX14690N	MAX14690H	MAX14690I	MAX14690J	MAX14690K
0000	ChipId	0x01	0x01	0x01	0x01	0×01	0x01	0x01	0x01	0x01	0x01
0x01	ChipRev	0×02	0x02	0×03	0×02	0×03	0×03	0×03	0×03	0×02	0x02
0×07	IntMaskA	00×0	00×0	00×0	0×00	0×00	0×00	0×00	00×0	0×00	0×00
0×08	IntMaskB	00×0	0x00	00×0	0×00	00×0	0x00	0×00	00×0	0×00	0×00
60×0	ILimCntl	0×02	0x02	0×02	0×02	0×02	0×02	0×02	0×02	0×01	0×02
0x0A	ChgCntlA	0xD7	0xFB	0xFD	0xF7	0xD7	0xD7	0xFD	0xD7	0xDD	0xF7
0x0B	ChgCntlB	0x54	0x61	0x65	0x64	0x54	0x65	0x65	0x65	0x65	0x64
0x0C	ChgTmr	0x38	0x27	60×0	0×04	0x3C	60×0	60×0	60×0	60×0	0x04
0×0D	Buck1Cfg	0×E0	09×0	00×0	0x40	0×E0	09×0	0x40	0×E0	0×E0	0x40
0x0E	Buck1VSet	0x10	0x0F	0x28	0×14	0x10	0x10	0x28	0x10	0x10	0x14
0×0F	Buck2Cfg	0×40	0x40	09×0	0×E0	0x40	09×0	0×E0	09×0	09×0	0xE0
0x10	Buck2VSet	90×0	90×0	0x0A	90×0	0×0E	90×0	0x24	0x1B	0x1B	90×0
0x11	Reserved	0x24	0x24	0x24	0x24	0x24	0x24	0x24	0x24	0x24	0x24
0x12	LDO1Cfg	0xE0	0x20	0×E0	0×40	0x20	0x20	0xE0	0xE0	0xE0	0x40
0x13	LDO1VSet	0x16	0x0C	0x17	0x17	0x0C	0x0A	0x16	0x0A	0x0A	0x17
0x14	LDO2Cfg	0xE1	0×E0	0×E0	0xE1	0×E0	0×E0	0×E0	0×E0	0×E0	0xE1
0x15	LD02VSet	0x1D	0x18	0x0A	0×00	0x13	0x18	0x16	0x04	0×04	0×00
0x16	LDO3Cfg	0xE1	0xE1	0xE1	0xE1	0xE1	0×E0	0xE0	0xE0	0xE0	0xE1
0x17	LD03VSet	0x1D	0x1D	0x0A	00×0	0x1D	0x16	0x16	0x16	0x16	0×00
0x18	ThrmCfg	0x01	0x03	0x03	0x01	0×03	0x01	0x03	0x01	0×01	0×01
0x19	MONCfg	00×0	0x00	00×0	0×00	0×00	0x00	0×00	00×0	0×00	0×00
0x1A	BootCfg	0x63	0x69	0x7B	0x59	0x71	0x63	0x6B	0x73	0x73	0×79
0x1C	Buck1/2Extra	00×0	0x00	00×0	0×00	0×00	0x00	0x00	00×0	0×00	0×00
0x1D	PwrCfg	0x80	0x81	0x81	0x81	0x81	0x81	0x81	0x81	0x81	0x81
0x1E	NULL	00×0	0x00	00×0	0×00	0×00	0x00	0x00	00×0	0×00	0×00
0x1F	PwrOff	00×0	00×0	00×0	00×0	00×0	00×00	00×0	00×00	0×00	00×0

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX14690AEWX+	-40°C to +85°C	36 WLP
MAX14690AEWX+T	-40°C to +85°C	36 WLP
MAX14690BEWX+	-40°C to +85°C	36 WLP
MAX14690BEWX+T	-40°C to +85°C	36 WLP
MAX14690CEWX+	-40°C to +85°C	36 WLP
MAX14690CEWX+T	-40°C to +85°C	36 WLP
MAX14690DEWX+	-40°C to +85°C	36 WLP
MAX14690DEWX+T	-40°C to +85°C	36 WLP
MAX14690EEWX+	-40°C to +85°C	36 WLP
MAX14690EEWX+T	-40°C to +85°C	36 WLP
MAX14690HEWX+	-40°C to +85°C	36 WLP
MAX14690HEWX+T	-40°C to +85°C	36 WLP
MAX14690IEWX+	-40°C to +85°C	36 WLP
MAX14690IEWX+T	-40°C to +85°C	36 WLP
MAX14690JEWX+	-40°C to +85°C	36 WLP
MAX14690JEWX+T	-40°C to +85°C	36 WLP
MAX14690KEWX+*	-40°C to +85°C	36 WLP
MAX14690KEWX+T*	-40°C to +85°C	36 WLP
MAX14690NEWX+	-40°C to +85°C	36 WLP
MAX14690NEWX+T	-40°C to +85°C	36 WLP

⁺Denotes a lead(Pb)-free package/RoHS-compliant package.

See Table 35 and Table 36 for the device differences.

Chip Information

PROCESS: BICMOS

T = Tape and reel.

^{*}Future Product—contact marketing for availability.