

## MAX14690

# PMIC with Ultra-Low I<sub>Q</sub> Voltage Regulators and Battery Charger for Small Lithium Ion Systems

### General Description

The MAX14690 is a battery-charge-management solution ideal for low-power wearable applications. The device includes a linear battery charger with a smart power selector and several power-optimized peripherals. The MAX14690 features two ultra-low-power buck regulators with a typical quiescent current of 900nA. In addition, three ultra-low power low-dropout (LDO) linear regulators, with a typical quiescent current of 600nA are included. In total, the MAX14690 can provide up to five regulated voltages, each with an ultra-low quiescent current, critical to battery life for the unique power profile in 24/7 operation devices, such as those in the wearable market.

The battery charger features a smart power selector that allows operation on a dead battery when connected to a power source. To avoid overloading a power adapter, the input current to the smart power selector is limited based on an I<sup>2</sup>C register setting. If the charger power source is unable to supply the entire system load, the smart power control circuit supplements the system load with current from the battery.

The two synchronous, high-efficiency step-down buck regulators feature a fixed-frequency PWM mode for tighter regulation and a burst mode for increased efficiency during light-load operation. The output voltage of these regulators can be programmed through I<sup>2</sup>C with the default preconfigured.

The three configurable LDOs each have a dedicated input pin. Each LDO regulator output voltage can be programmed through I<sup>2</sup>C with the default preconfigured. The linear regulators can also be configured to operate as power switches that may be used to disconnect the quiescent load of the system peripherals.

The MAX14690 features a programmable power controller that allows the device to be configured for applications that require the device be in a true-off, or always-on, state. The controller also provides a delayed reset signal and voltage sequencing.

The MAX14690 is available in a 36-bump, 0.4mm pitch, 2.72mm x 2.47mm wafer-level package (WLP).

**Ordering Information** appears at end of data sheet.


### Benefits and Features

- Extend System Use Time Between Battery Charging
  - Dual Ultra-Low-I<sub>Q</sub> 200mA Buck Regulators
    - Output Programmable from 0.8V to 1.8V and 1.5V to 3.3V
    - 0.9μA (typ) Quiescent Current
    - Automatic Burst or Forced-PWM Modes
  - Three Ultra-Low-I<sub>Q</sub> 100mA LDOs
    - Output Programmable from 0.8V to 3.6V
    - 0.6μA (typ) Quiescent Current
    - 2.7V to 5.5V Input with Dedicated Pin
- Easy-to-Implement Li<sup>+</sup> Battery Charging
  - Smart Power Selector
  - 28V/-5.5V Tolerant Input
  - Thermistor Monitor
- Minimize Solution Footprint Through High Integration
  - Provides Five Regulated Voltage Rails
  - Switch Mode Option on Each LDO
- Optimize System Control
  - Monitors Pushbutton for Ultra-Low Power Mode
  - Power-On Reset Delay and Voltage Sequencing
  - On-Chip Voltage Monitor Multiplexer


### Applications

- Wearable Electronics
- Fitness Monitors
- Portable Medical Devices

### Block Diagram



Typical Application Circuit



### Absolute Maximum Ratings

(Voltages referenced to GND.)

SDA, SCL, THM, RST, SYS, PFN1, PFN2, MPC0, MPC1, INT, MON, BAT LED, L1IN, L2IN, L3IN.....	-0.3V to +6.0V
B1LX, B2LX, B1OUT, B2OUT, EXT .....	-0.3V to (V <sub>SYS</sub> + 0.3V)
L1OUT .....	-0.3V to (V <sub>L1IN</sub> + 0.3V)
L2OUT .....	-0.3V to (V <sub>L2IN</sub> + 0.3V)
L3OUT .....	-0.3V to (V <sub>L3IN</sub> + 0.3V)
CHGIN .....	-6V to +30V
CAP .....	-0.3V to min (V <sub>CHGIN</sub> + 0.3V, +6V)
SET .....	-0.3V to V <sub>BAT</sub> + 0.3V

Continuous Current into CHGIN, BAT, SYS .....	±1000mA
Continuous Current into any other terminal .....	±100mA
Continuous Power Dissipation (multilayer board at +70°C):	
6 x 6 Array 36-Bump 2.72mm x 2.47mm	
0.4mm Pitch WLP (derate 21.70mW/°C).....	1.74W
Operating Temperature Range.....	-40°C to +85°C
Junction Temperature.....	+150°C
Storage Temperature Range .....	-65°C to +150°C
Lead Temperature Soldering (10s).....	+300°C
Soldering Temperature (reflow) .....	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Package Information

<b>PACKAGE TYPE: 36 WLP</b>	
Package Code	W362D2+1
Outline Number	<a href="#">21-0897</a>
Land Pattern Number	Refer to <a href="#">Application Note 1891</a>
<b>THERMAL RESISTANCE, FOUR-LAYER BOARD</b>	
Junction to Ambient (θ <sub>JA</sub> )	46°C/W

For the latest package outline information and land patterns (footprints), go to [www.maximintegrated.com/packages](http://www.maximintegrated.com/packages). Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to [www.maximintegrated.com/thermal-tutorial](http://www.maximintegrated.com/thermal-tutorial).

## Electrical Characteristics

(V<sub>CHGIN</sub> = 5.0V, V<sub>BAT</sub> = 3.7V, T<sub>A</sub> = -40°C to +85°C, all registers in their default state, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>GLOBAL SUPPLY CURRENT (L_IN Connected to SYS)</b>						
Charger Input Current	I <sub>CHG</sub>	All functions disabled		0.26		mA
		Power on, V <sub>CHGIN</sub> = 5V SYS switch closed, buck regulators in burst mode, LDO1 enabled, I <sub>SYS</sub> = 0A, I <sub>B_OUT</sub> = 0A, I <sub>L_OUT</sub> = 0A			2	
BAT Input Current	I <sub>BAT</sub>	Power off, V <sub>CHGIN</sub> = 0V, SYS switch open		0.95		μA
		Power on, V <sub>CHGIN</sub> = 0V SYS switch closed, 2x buck regulators in Burst mode, LDOs disabled. I <sub>SYS</sub> = 0A, I <sub>B_OUT</sub> = 0A			3	
		Power on, V <sub>CHGIN</sub> = 0V SYS switch closed, 2x buck regulators in Burst mode, LDO1 enabled, I <sub>SYS</sub> = 0A, I <sub>B_OUT</sub> = 0A, I <sub>L_OUT</sub> = 0A			3.5	
		Power on, V <sub>CHGIN</sub> = 0V SYS switch closed, 2x buck regulators in burst mode, 3x LDOs enabled, I <sub>SYS</sub> = 0A, I <sub>B_OUT</sub> = 0A, I <sub>L_OUT</sub> = 0A			4.6	
<b>BUCK REGULATOR 1</b> (V <sub>SYS</sub> = +3.7V, Burst mode operation, L = 2.2μH, C = 10μF, V <sub>B1OUT</sub> = 1.2V)						
Input Voltage	V <sub>IN_BUCK1</sub>	Input voltage = V <sub>SYS</sub>	2.7		5.5	V
Output Voltage	V <sub>OUT_BUCK1</sub>	25mV step resolution (Note 2)	0.8		1.8	V
Quiescent Supply Current	I <sub>Q_BUCK1</sub>	Burst mode, I <sub>OUT</sub> = 0mA (Note 3)		0.915	2	μA
	I <sub>PWM1_BUCK1</sub>	FPWM mode, L = 4.7μH (ESR = 0.6Ω, 2MHz RAC = 2.13Ω), I <sub>OUT</sub> = 0mA		2.5	3.5	mA
Output Accuracy	ACC <sub>BUCK1</sub>	I <sub>OUT</sub> = 1mA (V <sub>OUT_BUCK1</sub> > 1V, C > 50μF)	-2.6		+2.9	%
Load Regulation	V <sub>ERR_BUCK1</sub>	From I <sub>OUT</sub> = 0 to 200mA (V <sub>B1OUT</sub> = 1.2V average voltage)	-3	-1		%
Peak-to-Peak Ripple in Burst Mode	V <sub>PPRIPPLE1</sub>	I <sub>OUT</sub> = 10mA, C = 20μF		25		mV
		I <sub>OUT</sub> = 10mA, C = 10μF		43		
Maximum Operative Output Current	I <sub>OUT_BUCK1</sub>		200			mA
B1OUT Pulldown Current	I <sub>LEAK_B1OUT</sub>	V <sub>OUT</sub> = V <sub>SYS</sub>		200	350	μA
		V <sub>REG</sub> < V <sub>OUT</sub> < V <sub>REG</sub> + 0.1V		10	100	nA
pMOS On-Resistance	R <sub>ONP_BUCK1</sub>			0.22	0.4	Ω
nMOS On-Resistance	R <sub>ONN_BUCK1</sub>			0.18	0.3	Ω
Oscillator Frequency	f <sub>BUCK1</sub>	FPWM mode	1.78	2	2.24	MHz

## Electrical Characteristics (continued)

(V<sub>CHGIN</sub> = 5.0V, V<sub>BAT</sub> = 3.7V, T<sub>A</sub> = -40°C to +85°C, all registers in their default state, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Maximum Duty Cycle	D <sub>MAX_BUCK1</sub>			100		%
Short-Circuit Current Limit	I <sub>SHRT_BUCK1</sub>		1.1	1.3	1.62	A
BLX Leakage Current	I <sub>BLX_BUCK1</sub>				1	μA
Active Discharge Current	I <sub>D_BUCK1</sub>	V <sub>B1OUT</sub> = 1.2V	8	18	36	mA
Full Turn-On Time	T <sub>ON_BUCK1</sub>	Time from enable to full current capability		58		ms
Thermal-Shutdown Temperature	T <sub>SHDN_BUCK1</sub>			150		°C
Thermal-Shutdown Temperature Hysteresis	T <sub>SHDN_HYST_BUCK1</sub>			20		°C
<b>BUCK REGULATOR 2</b> (V <sub>SYS</sub> = +3.7V, Burst mode operation, L = 2.2μH, C = 10μF, V <sub>B2OUT</sub> = 1.8V.)						
Input Voltage	V <sub>IN_BUCK2</sub>	Input voltage = V <sub>SYS</sub>	2.7		5.5	V
Output Voltage	V <sub>OUT_BUCK2</sub>	50mV step resolution	1.5		3.3	V
Quiescent Supply Current (Note 3)	I <sub>Q_BUCK2</sub>	Burst mode, I <sub>OUT</sub> = 0mA (Note 3)		1	2	μA
	I <sub>PWM1_BUCK2</sub>	FPWM mode, L = 4.7μH (ESR = 0.6Ω, 2MHz RAC = 2.13Ω) I <sub>OUT</sub> = 0mA		2.4	3.5	mA
Output Accuracy	ACC <sub>BUCK2</sub>	I <sub>OUT</sub> = 1mA, V <sub>OUT_BUCK2</sub> > 1.5V, C > 50μF, V <sub>SYS</sub> > V <sub>B2OUT</sub> + 150mV	-2		+2.93	%
Load Regulation	V <sub>ERR_BUCK2</sub>	From I <sub>OUT</sub> = 0 to 200mA, V <sub>B2OUT</sub> = 1.8V average voltage	-3.1	-1		%
Peak-to-Peak Ripple In Burst Mode	V <sub>PPRIPPLE2</sub>	I <sub>OUT</sub> = 10mA, C = 20μF		38		mV
		I <sub>OUT</sub> = 10mA, C = 10μF		54		
Maximum Operative Output Current	I <sub>OUT_BUCK2</sub>		200			mA
B2OUT Pulldown Current	I <sub>LEAK_B2OUT</sub>	V <sub>OUT</sub> = V <sub>SYS</sub>		5	10	μA
		V <sub>REG</sub> < V <sub>OUT</sub> < V <sub>REG</sub> + 0.1V		10		nA
pMOS On-Resistance	R <sub>ONP_BUCK2</sub>			0.22	0.4	Ω
nMOS On-Resistance	R <sub>ONN_BUCK2</sub>			0.18	0.3	Ω
Oscillator Frequency	f <sub>BUCK2</sub>	FPWM mode	1.78	2.00	2.24	MHz
Maximum Duty Cycle	D <sub>MAX_BUCK2</sub>			100		%
Short-Circuit Current Limit	I <sub>SHRT_BUCK2</sub>		1.4	1.8	2.2	A
BLX Leakage Current	I <sub>BLX_BUCK2</sub>				1	μA
Active Discharge Current	I <sub>D_BUCK2</sub>	V <sub>B2OUT</sub> = 1.8V	8	18	36	mA
Full Turn-On Time	t <sub>ON_BUCK2</sub>	Time from enable to full current capability		58		ms
Thermal-Shutdown Temperature	T <sub>SHDN_BUCK2</sub>			150		°C
Thermal-Shutdown Temperature Hysteresis	T <sub>SHDN_HYST_BUCK2</sub>			20		°C

**Electrical Characteristics (continued)**

(V<sub>CHGIN</sub> = 5.0V, V<sub>BAT</sub> = 3.7V, T<sub>A</sub> = -40°C to +85°C, all registers in their default state, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>LDOs</b>						
<b>(C = 1μF, unless otherwise noted. Typical values are at V<sub>L_IN</sub> = 3.7V, with I<sub>L_OUT</sub> = 10mA, V<sub>L_OUT</sub> = 3V.)</b>						
Input Voltage	V <sub>IN_LDO</sub>	LDO_Mode = 0	2.7		5.5	V
		LDO_Mode = 1	1.8		5.5	V
Quiescent Supply Current	I <sub>Q_LDO</sub>	I <sub>L_OUT</sub> = 0mA		0.56	1.2	μA
	I <sub>Q_LDO_AD</sub>	I <sub>L_OUT</sub> = 0mA, V <sub>L_IN</sub> = 1.8V, LDO_ActiDSC = 1, LDO_En = 00		40		μA
Maximum Output Current	I <sub>L_OUT_MAX</sub>		100			mA
Output Voltage	V <sub>L_OUT</sub>		0.8		3.6	V
Output Accuracy	ACC <sub>LDO</sub>	V <sub>L_IN</sub> = (V <sub>L_OUT</sub> + 0.5V) or higher, I <sub>L_OUT</sub> = 100μA			3	%
Dropout Voltage	V <sub>DROP_LDO</sub>	V <sub>L_IN</sub> = 3.3V, I <sub>L_OUT</sub> = 100mA, V <sub>L_OUT</sub> = 3.3V			100	mV
Line Regulation Error	V <sub>LINEREG_LDO</sub>	V <sub>L_IN</sub> = (V <sub>L_OUT</sub> + 0.5V) to 5.5V	-0.09		0.09	%/V
Load Regulation Error	V <sub>LOADREG_LDO</sub>	I <sub>L_OUT</sub> = 100μA to 100mA	0.003		0.008	%/mA
Line Transient	V <sub>LINETRAN_LDO</sub>	V <sub>L_IN</sub> = 4V to 5V, 200ns rise time		±36		mV
		V <sub>L_IN</sub> = 4V to 5V, 1μs rise time		±28		mV
Load Transient	V <sub>LOADTRAN_LDO</sub>	I <sub>L_OUT</sub> = 0mA to 10mA, 200ns rise time		145		mV
		I <sub>L_OUT</sub> = 0mA to 100mA, 200ns rise time		290		mV
Active Discharge Current	I <sub>PD</sub>	V <sub>L_IN</sub> = 3.7V	9	21	37	mA
Turn-On Time	t <sub>ON_LDO</sub>	I <sub>L_OUT</sub> = 0mA, time to 90% of final value		2.3		ms
		V <sub>L_IN</sub> = 3V, switch mode, I <sub>L_OUT</sub> = 0mA, time to 90% of final value		0.45		ms
Short-Circuit Current Limit	I <sub>SHRT_LDO</sub>	V <sub>L_OUT</sub> = GND		385		mA
		V <sub>L_OUT</sub> = GND, switch mode		375		mA
Switch Mode Resistance	R <sub>ON_LDO</sub>	V <sub>L_IN</sub> = 2.7V, switch mode		0.58	0.9	Ω
		V <sub>L_IN</sub> = 1.8V, switch mode		0.89	1.35	Ω
Thermal-Shutdown Temperature	T <sub>SHDN_LDO</sub>			150		°C
Thermal-Shutdown Temperature Hysteresis	T <sub>SHDN_HYST_LDO</sub>			16		°C
Output Noise	OUT <sub>NOISE</sub>	10Hz to 100kHz, V <sub>L_IN</sub> = 5V, V <sub>L_OUT</sub> = 3.3V		110		μVRMS
		10Hz to 100kHz, V <sub>L_IN</sub> = 5V, V <sub>L_OUT</sub> = 2.5V		95		
		10Hz to 100kHz, V <sub>L_IN</sub> = 5V, V <sub>L_OUT</sub> = 1.2V		60		
		10Hz to 100kHz, V <sub>L_IN</sub> = 5V, V <sub>L_OUT</sub> = 0.8V		60		

**Electrical Characteristics (continued)**

(V<sub>CHGIN</sub> = 5.0V, V<sub>BAT</sub> = 3.7V, T<sub>A</sub> = -40°C to +85°C, all registers in their default state, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>CHGIN TO SYS PATH</b> (V <sub>CHGIN</sub> = 5.0V, V <sub>SYS</sub> = V <sub>SYS_REG</sub> .) (Note 1)						
Allowed CHGIN Input Voltage Range	V <sub>CHGIN_RNG</sub>		-5.5		28	V
Allowed BAT Voltage Range	V <sub>BAT_RNG</sub>		0		5.5	V
V <sub>CHGIN</sub> Detect Threshold	V <sub>CHGIN_DET</sub>	Rising	3.8	3.9	4.1	V
		Falling	3.0	3.1	3.2	
V <sub>CHGIN</sub> Overvoltage Threshold	V <sub>CHGIN_OV</sub>	Rising	7.2	7.5	7.8	V
V <sub>CHGIN</sub> Overvoltage Threshold Hysteresis	V <sub>CHGIN_OV_HYS</sub>			200		mV
V <sub>CHGIN</sub> Valid Trip Point	V <sub>CHGIN-SYS_TP</sub>	V <sub>CHGIN</sub> - V <sub>SYS</sub> , rising, V <sub>BAT</sub> = 4V	45	145	280	mV
V <sub>CHGIN</sub> Valid Trip-Point Hysteresis	V <sub>CHGIN-SYS_TP_HYS</sub>			200		mV
Input Limiter Current	I <sub>LIM</sub>	ILimCntl[1:0] = 00		0		mA
		ILimCntl[1:0] = 01		90		
		ILimCntl[1:0] = 10		450		
		ILimCntl[1:0] = 11		1000		
Internal CAP Regulator	V <sub>CAP</sub>	V <sub>CHGIN</sub> = 5V	3.9	4.2	4.7	V
SYS Regulation Voltage	V <sub>SYS_REG</sub>	V <sub>CHGIN</sub> = 5V, I <sub>SYS</sub> = 1mA	4.55	4.65	4.75	V
SYS Regulation Voltage Dropout	V <sub>CHGIN-SYS</sub>	V <sub>CHGIN</sub> = 4V, I <sub>SYS</sub> = 1mA		40		mV
CHGIN-to-SYS On-Resistance	R <sub>CHGIN-SYS</sub>	V <sub>CHGIN</sub> = 4.4V, I <sub>SYS</sub> = 400mA		0.370	0.66	Ω
Thermal-Shutdown Temperature	T <sub>CHGIN_SHDN</sub>	(Note 4)		+150		°C
Thermal-Shutdown Temperature Hysteresis	T <sub>CHGIN_SHDN_HYS</sub>			20		°C
Input Current Soft-Start Time	t <sub>SFST_LIM</sub>			1		ms
Internal Supply Switchover Threshold	V <sub>CCINT_TH</sub>	V <sub>CHGIN</sub> = V <sub>CAP</sub> rising, V <sub>BAT</sub> = 4.2V	2.5	2.8	3.0	V

**Electrical Characteristics (continued)**

(V<sub>CHGIN</sub> = 5.0V, V<sub>BAT</sub> = 3.7V, T<sub>A</sub> = -40°C to +85°C, all registers in their default state, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>SYS, BATTERY, AND V<sub>CCINT</sub> UVLOs</b>						
SYS UVLO Threshold	V <sub>SYSUVLO_R</sub>	Rising		2.644	2.69	V
	V <sub>SYSUVLO_F</sub>	Falling	2.57	2.618	2.67	V
SYS UVLO Threshold Hysteresis	V <sub>SYSUVLO_HYS</sub>	Hysteresis		26		mV
SYS UVLO Falling Debounce Time	t <sub>SYSUVLO_FDEB</sub>	SYS falling		20		μs
V <sub>CCINT</sub> UVLO Threshold (POR)	V <sub>UVLO</sub>	V <sub>CCINT</sub> rising	0.8	1.82	2.6	V
V <sub>CCINT</sub> UVLO Threshold Hysteresis	V <sub>UVLO_HYS</sub>			140		mV
BAT UVLO Threshold	V <sub>BAT_UVLO</sub>	Rising (valid only when CHGIN is present, when V <sub>BAT</sub> < V <sub>BAT_UVLO</sub> , the BAT-SYS switch opens and BAT is connected to SYS through a diode.)	1.9	2.05	2.2	V
BAT UVLO Threshold Hysteresis	V <sub>BAT_UVLO_HYS</sub>	Hysteresis		50		mV
<b>BATTERY CHARGER</b> (V <sub>BAT</sub> = 4.2V. Typical values are at V <sub>CHGIN</sub> = 5.0V, V <sub>SYS</sub> = V <sub>SYS_REG</sub> .)						
BAT-to-SYS On-Resistance	R <sub>BAT-SYS</sub>	V <sub>BAT</sub> = 4.2V, I <sub>BAT</sub> = 300mA		80	140	mΩ
Current Reduce Thermal Threshold Temperature	T <sub>CHG_LIM</sub>	(Note 5)		120		°C
BAT-to-SYS Switch On Threshold	V <sub>BAT-SYS-ON</sub>	SYS falling	10	22	35	mV
BAT-to-SYS Switch Off Threshold	V <sub>BAT-SYS-OFF</sub>	SYS rising	-3	-1.5	0	mV
SYS Threshold Voltage Charger Limiting Current	V <sub>SYS_LIM</sub>	Threshold at which the charger starts to limit the current due to SYS falling		4.36		V
FChg-MtChg Threshold	V <sub>FCHG-MTCHG</sub>	If V <sub>SYS</sub> drops below this value the charger will not move to maintain charge		4.49		V
FChg-MtChg Threshold Hysteresis	V <sub>FCHG-MTCHG_HYS</sub>			50		mV
Charger Current Soft-Start Time	t <sub>CHG_SOFT</sub>			1		ms
<b>PRECHARGE</b>						
Precharge Current	I <sub>PCHG</sub>	IPChg = 00		5		%IFChg
		IPChg = 01	9	10	11	
		IPChg = 10		20		
		IPChg = 11		30		



**Electrical Characteristics (continued)**

(V<sub>CHGIN</sub> = 5.0V, V<sub>BAT</sub> = 3.7V, T<sub>A</sub> = -40°C to +85°C, all registers in their default state, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Prequalification Threshold	V <sub>BAT_PChg</sub>	VPChg = 000, V <sub>BAT</sub> rising		2.1		V	
		VPChg = 001, V <sub>BAT</sub> rising	2.15	2.25	2.35		
		VPChg = 010, V <sub>BAT</sub> rising		2.40			
		VPChg = 011, V <sub>BAT</sub> rising		2.55			
		VPChg = 100, V <sub>BAT</sub> rising		2.7			
		VPChg = 101, V <sub>BAT</sub> rising		2.85			
		VPChg = 110, V <sub>BAT</sub> rising		3.0			
		VPChg = 111, V <sub>BAT</sub> rising		3.15			
Prequalification Threshold Hysteresis	V <sub>BAT_PChg_HYS</sub>			90		mV	
<b>FAST CHARGE</b>							
SET Current Gain Factor	K <sub>SET</sub>			2000		A/A	
SET Regulation Voltage	V <sub>SET</sub>			1		V	
Fast-Charge Current	I <sub>FChg</sub>	R <sub>SET</sub> = 400kΩ		5		mA	
		R <sub>SET</sub> = 40kΩ	45	50	55		
		R <sub>SET</sub> = 4kΩ		500			
1/2 Fast-Charge Current Comparator Threshold	I <sub>FC_HALF</sub>			50		%IFChg	
1/5 Fast-Charge Current Comparator Threshold	I <sub>FC_FIFTH</sub>			20		%IFChg	
<b>MAINTAIN CHARGE</b>							
Charge Done Qualification	I <sub>Chg_DONE</sub>	ChgDone = 00		5		%IFChg	
		ChgDone = 01	8.5	10	11.5		
		ChgDone = 10		20			
		ChgDone = 11		30			
BAT Regulation Voltage	V <sub>BatReg</sub>	BatReg = 000		4.05		V	
		BatReg = 001		4.10			
		BatReg = 010		4.15			
		BatReg = 011	T <sub>A</sub> = +25°C	4.179	4.2		4.221
			T <sub>A</sub> = -40°C to +85°C	4.158	4.2		4.242
		BatReg = 100		4.25			
		BatReg = 101		4.3			
		BatReg = 110	T <sub>A</sub> = +25°C	4.32	4.35		4.38
T <sub>A</sub> = -40°C to +85°C	4.30		4.35	4.40			
BAT Recharge Threshold	V <sub>BatReChg</sub>	BatReChg = 00		70		mV	
		BatReChg = 01		120			
		BatReChg = 10		170			
		BatReChg = 11		220			

**Electrical Characteristics (continued)**

(V<sub>CHGIN</sub> = 5.0V, V<sub>BAT</sub> = 3.7V, T<sub>A</sub> = -40°C to +85°C, all registers in their default state, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>CHARGER TIMER</b>						
Maximum Prequalification Time	t <sub>PChg</sub>	PChgTmr = 00		30		min
		PChgTmr = 01		60		
		PChgTmr = 10		120		
		PChgTmr = 11		240		
Maximum Fast-Charge Time	t <sub>FChg</sub>	FChgTmr = 00		75		min
		FChgTmr = 01		150		
		FChgTmr = 10		300		
		FChgTmr = 11		600		
Maintain-Charge Time	t <sub>MTChg</sub>	TOChgTmr = 00		0		min
		TOChgTmr = 01		15		
		TOChgTmr = 10		30		
		TOChgTmr = 11		60		
Timer Accuracy	t <sub>CHG_ACC</sub>		-10		+10	%
Timer Extend Threshold	TIM <sub>EXT_THRES</sub>	If charge current is reduced due to I <sub>LIM</sub> or TDIE, this is the percentage of charge current below which timer clock operates at half speed		50		%
Timer Suspend Threshold	TIM <sub>SUS_THRES</sub>	If charge current is reduced due to I <sub>LIM</sub> or TDIE, this is the percentage of charge current below which timer clock pauses		20		%
<b>THERMISTOR MONITOR AND NTC DETECTION (RPU = 10k, RTHM = 10k, 3380Ω)</b>						
THM Hot Threshold	T <sub>4</sub>	V <sub>THM</sub> falling	21.3	23.3	25.3	%CAP
THM Warm Threshold	T <sub>3</sub>	V <sub>THM</sub> falling	30.9	32.9	34.9	
THM Cool Threshold	T <sub>2</sub>	V <sub>THM</sub> rising	62.5	64.5	66.5	
THM Cold Threshold	T <sub>1</sub>	V <sub>THM</sub> rising	71.9	73.9	75.9	
THM Disable Threshold	THM <sub>DIS</sub>	V <sub>THM</sub> rising	91	93	95	
THM Threshold Hysteresis	THM <sub>HYS</sub>			60		mV
THM Input Leakage	I <sub>LKG_THM</sub>		-1		+1	μA

**Electrical Characteristics (continued)**

( $V_{CHGIN} = 5.0V$ ,  $V_{BAT} = 3.7V$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ , all registers in their default state, unless otherwise noted. Typical values are at  $T_A = +25^\circ C$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>DIGITAL SIGNALS</b>						
PFN1 PFN2 Button Timer Accuracy			-10		+10	%
Input Logic-High (SDA, SCL, MPC0, MPC1, PFN1, PFN2)	$V_{IH}$		1.4			V
Input Logic-Low (SDA, SCL, MPC0, MPC1, PFN1, PFN2)	$V_{IL}$				0.5	V
Output Logic-Low (SDA, $\overline{RST}$ , $\overline{INT}$ , LED, PFN2)	$V_{OL}$	$I_{OL} = 4mA$			0.4	V
High Level Leakage Current (SDA, $\overline{RST}$ , $\overline{INT}$ , LED, PFN2)	$I_{LK}$		-1		+1	$\mu A$
SCL Clock Frequency	$f_{SCL}$				400	kHz
Bus Free Time Between a STOP and START Condition	$t_{BUF}$		1.3			$\mu s$
START Condition (Repeated) Hold-Time	$t_{HD:STA}$	(Note 6)	0.6			$\mu s$
Low Period of SCL Clock	$t_{LOW}$		1.3			$\mu s$
High Period of SCL Clock	$t_{HIGH}$		0.6			$\mu s$
Setup Time for a Repeated START Condition	$t_{SU:STA}$		0.6			$\mu s$
Data Hold Time	$t_{HD:DAT}$	(Notes 7)	0		0.9	$\mu s$
Data Setup Time	$t_{SU:DAT}$	(Note 7)	100			ns
Setup Time for STOP Condition	$t_{SU:STO}$		0.6			$\mu s$
Spike Pulse Widths Suppressed by Input Filter	$t_{SP}$	(Note 8)		50		ns

**Note 1:** All devices are 100% production tested at  $T_A = +25^\circ C$ . Limits over the operating temperature range are guaranteed by design.

**Note 2:** For input voltages larger than 4.4V, output regulated voltage below 1V are available ONLY in burst mode.

**Note 3:** This value is included in the  $I_{BAT}$  quiescent current values for the on states.

**Note 4:** When the die temperature exceeds  $T_{CHGIN\_SHDN}$ , the CHGIN-to-SYS path, and the charger is turned off.

**Note 5:** When the die temperature exceeds  $T_{CHG\_LIM}$ , the charger current starts to decrease.









**Note 6:**  $f_{SCL}$  must meet the minimum clock low time plus the rise/fall times.

**Note 7:** The maximum  $t_{HD:DAT}$  has to be met only if the device does not stretch the low period ( $t_{LOW}$ ) of the SCL signal.

**Note 8:** Filters on SDA and SCL suppress noise spikes at the input buffers and delay the sampling instant.










Typical Operating Characteristics

(V<sub>BAT</sub> = 3.7V, V<sub>CHGIN</sub> = 0V, registers in their default state, T<sub>A</sub> = +25°C, unless otherwise noted.)




Typical Operating Characteristics (continued)

(V<sub>BAT</sub> = 3.7V, V<sub>CHGIN</sub> = 0V, registers in their default state, T<sub>A</sub> = +25°C, unless otherwise noted.)



Pin Configuration



Bump Description


BUMP	NAME	FUNCTION
A1	L1OUT	LDO1 Output. Bypass with a minimum 1µF capacitor to GND.
A2	L1IN	LDO1 Input
A3	CAP	Bypass for Internal LDO. Bypass with a 1µF capacitor to GND.
A4, C3, C4 D3, D4, F4	GND	Ground
A5	B2OUT	1.5V – 3.3V Buck Regulator Output Feedback. Bypass with a minimum 10µF capacitor to GND.
A6	B2LX	1.5V – 3.3V Buck Regulator Switch. Connect 2.2µH inductor to B2OUT.
B1	L2OUT	LDO2 Output. Bypass with a minimum 1µF capacitor to GND.
B2	L2IN	LDO2 Input
B3	INT	Open-Drain, Active-Low Interrupt Output.
B4	MON	Voltage Monitor Pin
B5, B6	BAT	Battery Connection. Connect BAT to a positive battery terminal, bypass BAT with a minimum 1µF capacitor to GND.

## Pin Description (continued)

PIN	NAME	FUNCTION
C1	L3OUT	LDO3 Output. Bypass with a minimum 1μF capacitor to GND.
C2	L3IN	LDO3 Input
C5	SET	External Resistor For Battery Charge Current Level Setting. Do not connect any external capacitance on this pin; maximum allowed capacitance ( $C_{SET} < 5\mu s/R_{SET}$ ) pF.
C6, D6	SYS	System Load Connection. Connect SYS to the system load. Bypass SYS with a minimum 10μF low-ESR ceramic capacitor to GND.
D1	LED	LED Open-Drain Pulldown Current. Add an external current limiting pullup resistor.
D2	PFN2	Power Function Control Input/Output. Programmable functionality via PwrFnMode. See Table 1.
D5	EXT	Push-Pull Gate Drive for Optional External pFET from BAT-to-SYS. Output is pulled to GND when charger is disconnected and internal BAT-SYS FET is switched on. Otherwise, this output is pulled high to the SYS voltage.
E1	$\overline{RST}$	Power-On Reset Output. Active-low, open-drain.
E2	MPC0	Multipurpose Configuration Input 0
E3	MPC1	Multipurpose Configuration Input 1
E4	PFN1	Power Function Control Input. Programmable functionality via PwrFnMode. See Table 1.
E5, E6	CHGIN	+28V Protected Charger Input. Bypass CHGIN with 1μF capacitor to GND.
F1	SDA	Open-Drain, I <sup>2</sup> C Serial Data Input/Output.
F2	SCL	I <sup>2</sup> C Serial Clock Input
F3	THM	Battery Temperature Thermistor Measurement Connection. Connect a 10kΩ resistor from THM to CAP and a 10kΩ, 3380A NTC thermistor from THM to GND.
F5	B1OUT	0.8V – 1.8V Buck Regulator Output Feedback. Bypass B1OUT with a minimum 10μF capacitor to GND.
F6	B1LX	0.8V – 1.8V Buck Regulator Switch Terminal. Connect B1LX to B1OUT with a 2.2μH inductor.

**Note:** All capacitance values listed in this document refer to effective capacitance. Be sure to specify capacitors that will meet these requirements under typical system operating conditions taking into consideration the effects of voltage and temperature.

Block Diagram



Detailed Description

Power Regulation

The MAX14690 family includes two high-efficiency, low quiescent current buck regulators, and three low quiescent current linear regulators that are also configurable as power switches. Excellent light-load efficiency allows the switching regulators to run continuously without significant energy cost. The standard operating mode for the buck regulators is burst mode, but they can be forced to operate in PWM mode through an I<sup>2</sup>C register.

Power On/Off and Reset Control

The behavior of power function control pins (PFN1 and PFN2) is preconfigured to support one of the multiple types of wearable application cases. [Table 1](#) describes the behavior of the PFN1 and PFN2 pins based on the PwrRstCfg[3:0] bits and [Figure 1](#) shows basic flow diagrams associated with each mode.

A soft reset will reset all register values and pulls the  $\overline{\text{RST}}$  line low. Hard reset initiates a complete Power-On Reset sequence.



**Table 1. Power Function Input Control Modes**

PwrRstCfg [3:0]	PFN1	PFN1 PU/PD PFNxResEna = 1 (0x1D[7])	PFN2	PFN2 PU/PD PFNxResEna = 1 (0x1D[7])	NOTES
0000	Enable	Pulldown	Active-Low Manual Reset	Pullup*	On/off Mode with 10ms debounce. Active-high on/off control on PFN1. Logic-low on PFN2 generates 10ms pulse on RST. Note that, in this mode, the PWR_OFF_CMD in I <sup>2</sup> C has no effect.
0001	Disable	Pullup*	Active-Low Manual Reset	Pullup*	On/off Mode with 10ms debounce. Active-low on/off control on PFN1. Logic-low on PFN2 generates 10ms pulse on RST. Note that, in this mode, the PWR_OFF_CMD in I <sup>2</sup> C has no effect.
0010	Hard-Reset on Rising Edge	Pulldown	Soft-Reset on Rising-Edge	Pulldown	Always-On Mode (i.e., device can only be put in off state through PWR_OFF_CMD). 50ms hard-reset off time. 10ms soft-reset pulse time. 200ms delay prior to both reset behaviors.
0011	Hard-Reset on Falling Edge	Pullup*	Soft-Reset Falling-Edge	Pullup*	Always-On Mode (i.e., device can only be put in off state via PWR_OFF_CMD). 50ms hard-reset off time. 10ms soft-reset pulse time. 200ms delay prior to both reset behaviors.
0100	Hard-Reset After CHGIN Attach When High	Pulldown	Soft-Reset After CHGIN Attach When High	Pulldown	Charger Reset High Mode (i.e., device can only be put in off state through PWR_OFF_CMD). 50ms hard-reset off time. 10ms soft-reset pulse time. 200ms delay prior to both reset behaviors.
0101	Hard-Reset After CHGIN Attach When Low	Pullup*	Soft-Reset After CHGIN Attach When Low	Pullup*	Charger Reset Low Mode (i.e., device can only be put in off state through PWR_OFF_CMD). 50ms hard-reset off time. 10ms soft-reset pulse time. 200ms delay prior to both reset behaviors.
0110	$\overline{KIN}$	Pullup*	$\overline{KOUT}$	None	On/Off mode through specific long-press button timing or PWR_OFF_CMD.
0111	$\overline{KIN}$	Pullup*	$\overline{KOUT}$	None	Custom Soft-Reset. Off mode through PWR_OFF_CMD (30ms delay). On mode through specific long-press (3s) or CHGIN insertion. Soft-reset through specific long press (12s).
1000-1111	—	—	—	—	Reserved

\* Pullup is connected to V<sub>CCINT</sub>.




Figure 1. Power Function Input Control Modes Flow Diagrams

**Power Sequencing**

The sequencing of the buck regulators and LDOs during power-on is configurable. See [Table 1](#) for details. Regulators can be configured to turn on at one of three points during the power-on process: 34ms after the power-on event, after the  $\overline{RST}$  signal is released, or at two points in between. The two points between SYS and  $\overline{RST}$  are fixed proportionally to the duration of the Power-On Reset (POR) process, but the overall time of the reset delay is configurable (80ms, 120ms, 220ms, 420ms). The timing relationship is presented graphically in [Figure 2](#).




Figure 2. Reset Sequence Programming

Additionally, the regulators can be selected to default off and can be turned on with an I<sup>2</sup>C command after  $\overline{RST}$  is released. Each LDO regulator can be configured to be always-on as long as SYS or BAT is present.

The SYS voltage is monitored during the power-on sequence. If an undervoltage condition is detected on SYS during the sequencing process with a valid voltage at CHGIN, the process repeats from the point where SYS was enabled to allow more time for the voltage to stabilize. If there is not a valid voltage at CHGIN, the device returns to the off state to avoid draining the battery. Power is also turned off if an undervoltage condition is detected on SYS.

**Smart Power Selector**

The smart power selector seamlessly distributes power from the external CHGIN input to the battery (BAT) and the system (SYS). With both an external adapter and battery connected, the smart power selector basic functions are:

- When the system load requirements are less than the input current limit, the battery is charged with residual power from the input.
- When the system load requirements exceed the input current limit, the battery supplies supplemental current to the load.
- When the battery is connected and there is no external power input, the system is powered from the battery.




Figure 3. Smart Power Selector Current/Voltage Behavior

### Thermal Current Regulation

In case the die temperature exceeds the normal limit, the MAX14690 will attempt to limit the temperature increase by reducing the input current from CHGIN. In this condition, the system load has priority over charger current, so the input current is first reduced by lowering the charge current. If the junction temperature continues to rise and reaches the maximum operating limit, no input current is drawn from CHGIN and the battery powers the entire system load.

### System Load Switch

An internal 80mΩ (typ) MOSFET connects SYS to BAT when no voltage source is available on CHGIN. When an external source is detected at CHGIN, this switch opens and SYS is powered from the input source through the input current limiter. The SYS-to-BAT switch also prevents V<sub>SYS</sub> from falling below V<sub>BAT</sub> when the system load exceeds the input current limit. If V<sub>SYS</sub> drops to V<sub>BAT</sub> due to the current limit, the load switch turns on so the load is supported by the battery. If the system load continuously exceeds the input current limit the battery is not charged. This is useful for handling loads that are nominally below the input current limit but have high current peaks exceeding the input current limit. During these peaks, battery energy is used, but at all other times the battery charges. See [Figure 3](#).

The pin EXT can drive the gate of an external pMOS connected between SYS (source, bulk) and BAT (drain) in parallel to the internal one.

EXT voltage is the buffered version of the internal gate command that controls the internal 80mΩ (typ) MOSFET.

**Note:** The body diode of an external pMOS connected between BAT and SYS remains present when the device is in off mode.

### Input Limiter

The input limiter distributes power from the external adapter to the system load and battery charger. In addition to the input limiter's primary function of passing power to the system load and charger, it performs several additional functions to optimize use of available power:

**Invalid CHGIN Voltage Protection:** If CHGIN is above the overvoltage threshold, the MAX14690 enters overvoltage lockout (OVL). OVL protects the MAX14690

and downstream circuitry from high-voltage stress up to 28V and down to -5.5V. During OVL, the internal circuit remains powered and an interrupt is sent to the host. During OVL, the charger turns off and the system load switch closes, allowing the battery to power SYS. CHGIN is also invalid if it is less than V<sub>BAT</sub>, or less than the USB undervoltage threshold. With an invalid input voltage, the SYS-to-BAT load switch closes and allows the battery to power SYS.

**CHGIN Input Current Limit:** The CHGIN input current is limited to prevent input overload. The input current limit is controlled by I<sup>2</sup>C.

**Thermal Limiting:** In case the die temperature exceeds the normal limit (T<sub>CHG\_LIM</sub>), the MAX14690 attempts to limit temperature increase by reducing the input current from CHGIN. In this condition, the system load has priority over the charger current, so the input current is first reduced by lowering the charge current. If the junction temperature continues to rise and reaches the maximum operating limit (T<sub>CHGIN\_SHDN</sub>), no input current is drawn from CHGIN and the battery powers the entire system load.

**Adaptive Battery Charging:** While the system is powered from CHGIN, the charger draws power from SYS to charge the battery. If the total load exceeds the input current limit, an adaptive charger control loop reduces charge current to prevent V<sub>SYS</sub> from collapsing.

When the charge current is reduced below 50% due to I<sub>LIM</sub> or T<sub>DIE</sub>, the timer clock operates at half speed. When the charge current is reduced below 20% due to I<sub>LIM</sub> or T<sub>DIE</sub>, the timer clock is paused.

### Fast-Charge Current Setting

The MAX14690 uses an external resistor connected from SET to GND to set the fast-charge current. The pre-charge and charge-termination currents are programmed as a percentage of this value via I<sup>2</sup>C registers. The fast-charge current resistor can be calculated as:

$$R_{SET} = K_{SET} \times V_{SET} / I_{FChg}$$

where K<sub>SET</sub> has a typical value of 2000A/A and V<sub>SET</sub> has a typical value of 1V. The range of acceptable resistors for R<sub>SET</sub> is 4kΩ to 400kΩ.




Figure 4a. Charging Behavior Using Thermistor Monitor




Figure 4b. Charging Behavior Using JEITA Monitor

**Table 2. Thermistor Monitoring/JEITA Monitoring Enable Control**

ThermEn	JEITAEn	FUNCTION
0	—	Thermistor/JEITA Monitoring Off
1	0	Thermistor Monitoring On
1	1	JEITA Monitoring On

**Thermistor/JEITA Monitoring with Charger Shutdown**

The MAX14690 includes thermistor and JEITA monitoring to enhance safety when charging Li+ batteries. The battery pack temperature is measured from a divider formed by a pullup resistor connected to CAP and the battery-pack thermistor. The THM pin measures the voltage across the resistor divider and converts it to temperature. There are five temperature zones that can be read from the ThermStat bits in I<sup>2</sup>C. When thermistor monitoring is enabled, the charger is disabled for temperatures below T1 or above T3, as shown in [Figure 4a](#). When JEITA monitoring is enabled, the charger will be disabled for temperatures below T1 or above T4, as shown in [Figure 4b](#). See [Table 2](#) and [Table 3](#) on configuring the thermistor/JEITA monitoring.

**Table 3. Voltage and Example Temperature Thresholds**

	%CAP Thresholds on THM	Temperature Thresholds R <sub>PU</sub> = 10k, R <sub>THM</sub> = 10k (β = 3380)
T1	73.9	0°C
T2	64.5	10°C
T3	32.9	45°C
T4	23.3	60°C

**I<sup>2</sup>C Interface**

The MAX14690 uses the two-wire I<sup>2</sup>C interface to communicate with the host microcontroller. The configuration settings and status information provided through this interface are detailed in the register descriptions.

**I<sup>2</sup>C Addresses**

The registers of the MAX14690 are accessed through the slave address of 0101000 (0x50 for writes/0x51 for reads).

Thermistor Monitoring with Charger Shutdown




Figure 5. Battery Charger State Diagram

Applications Information

I<sup>2</sup>C Interface

The MAX14690\_ contain an I<sup>2</sup>C-compatible interface for data communication with a host controller (SCL and SDA). The interface supports a clock frequency of up to 400kHz. SCL and SDA require pullup resistors that are connected to a positive supply.

Start, Stop, And Repeated Start Conditions

When writing to the MAX14690\_ using I<sup>2</sup>C, the master sends a START condition (S) followed by the MAX14690\_ I<sup>2</sup>C address. After the address, the master sends the register address of the register that is to be programmed. The master then ends communication by issuing a STOP condition (P) to relinquish control of the bus, or a REPEATED START condition (Sr) to communicate to another I<sup>2</sup>C slave. See Figure 6.

Table 4. I<sup>2</sup>C Slave Addresses

ADDRESS FORMAT	HEX	BINARY
7-Bit Slave ID	0x28	0101000
Write Address	0x50	01010000
Read Address	0x51	01010001




Figure 6. I<sup>2</sup>C START, STOP and REPEATED START Conditions

Slave Address

Set the Read/Write bit high to configure the MAX14690\_ to read mode (Table 4). Set the Read/Write bit low to configure the MAX14690\_ to write mode. The address is the first byte of information sent to the MAX14690\_ after the START condition.

Bit Transfer

One data bit is transferred on the rising edge of each SCL clock cycle. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high and stable are considered control signals (see the Start, Stop, And Repeated Start Conditions section). Both SDA and SCL remain high when the bus is not active.

Single-Byte Write

In this operation, the master sends an address and two data bytes to the slave device (Figure 7). The following procedure describes the single byte write operation:

- 1) The master sends a START condition
- 2) The master sends the 7-bit slave address plus a write bit (low)
- 3) The addressed slave asserts an ACK on the data line
- 4) The master sends the 8-bit register address
- 5) The slave asserts an ACK on the data line only if the address is valid (NAK if not)
- 6) The master sends 8 data bits
- 7) The slave asserts an ACK on the data line
- 8) The master generates a STOP condition




Figure 7. Write Byte Sequence

**Burst Write**

In this operation, the master sends an address and multiple data bytes to the slave device (Figure 8). The slave device automatically increments the register address after each data byte is sent, unless the register being accessed is 0x00, in which case the register address remains the same. The following procedure describes the burst write operation:

- 1) The master sends a START condition
- 2) The master sends the 7-bit slave address plus a write bit (low)
- 3) The addressed slave asserts an ACK on the data line
- 4) The master sends the 8-bit register address
- 5) The slave asserts an ACK on the data line only if the address is valid (NAK if not)
- 6) The master sends eight data bits
- 7) The slave asserts an ACK on the data line
- 8) Repeat 6 and 7 N-1 times
- 9) The master generates a STOP condition

**Single Byte Read**

In this operation, the master sends an address plus two data bytes and receives one data byte from the slave device (Figure 9). The following procedure describes the single byte read operation:

- 1) The master sends a START condition
- 2) The master sends the 7-bit slave address plus a write bit (low)
- 3) The addressed slave asserts an ACK on the data line
- 4) The master sends the 8-bit register address
- 5) The slave asserts an ACK on the data line only if the address is valid (NAK if not)
- 6) The master sends a REPEATED START condition
- 7) The master sends the 7-bit slave address plus a read bit (high)
- 8) The addressed slave asserts an ACK on the data line
- 9) The slave sends eight data bits
- 10) The master asserts a NACK on the data line
- 11) The master generates a STOP condition




Figure 8. Burst Write Sequence




Figure 9. Read Byte Sequence



**Burst Read**

In this operation, the master sends an address plus two data bytes and receives multiple data bytes from the slave device (Figure 210). The following procedure describes the burst byte read operation:

- 1)The master sends a START condition
- 2)The master sends the 7-bit slave address plus a write bit (low)
- 3)The addressed slave asserts an ACK on the data line
- 4)The master sends the 8-bit register address
- 5)The slave asserts an ACK on the data line only if the address is valid (NAK if not)
- 6)The master sends a REPEATED START condition
- 7)The master sends the 7-bit slave address plus a read bit (high)
- 8)The slave asserts an ACK on the data line

- 9)The slave sends eight data bits
- 10) The master asserts an ACK on the data line
- 11) Repeat 9 and 10 N-2 times
- 12) The slave sends the last eight data bits
- 13) The master asserts a NACK on the data line
- 14) The master generates a STOP condition

**Acknowledge Bits**

Data transfers are acknowledged with an acknowledge bit (ACK) or a not-acknowledge bit (NACK). Both the master and the MAX14690\_ generate ACK bits. To generate an ACK, pull SDA low before the rising edge of the ninth clock pulse and hold it low during the high period of the ninth clock pulse (see Figure 3a11). To generate a NACK, leave SDA high before the rising edge of the ninth clock pulse and leave it high for the duration of the ninth clock pulse. Monitoring for NACK bits allows for detection of unsuccessful data transfers.




Figure 10. Burst Read Sequence




Figure 11. Acknowledge

I<sup>2</sup>C Register Map

REGISTER ADDRESS	REGISTER NAME	R/W	B7	B6	B5	B4	B3	B2	B1	B0	
0x00	ChipId	R			Chip_Id[7:1,0] (Read-Only)						
0x01	ChipRev	R			Chip_Rev[7:0] (Read-Only)						
0x02	StatusA	R	—	—	ThermStat[2:0]						ChgStat[2:0]
0x03	StatusB	R	—	—	ILim	UsbOVP	UsbOk	ChgThrmSd	ChgThrmReg	ChgTmo	
0x04	StatusC	R	—	—	—	ThrmBk1	ThrmBk2	ThrmLDO1	ThrmLDO2	ThrmLDO3	
0x05	IntA	COR	ThermStatInt	ChgStatInt	ILimInt	UsbOVPInt	UsbOkInt	ChgThrmSdInt	ChgThrmRegInt	ChgTmoInt	
0x06	IntB	COR	—	—	—	ThrmBk1Int	ThrmBk0Int	ThrmLDO1Int	ThrmLDO2Int	ThrmLDO3Int	
0x07	IntMaskA	R/W	ThermStatIntM	ChgStatIntM	ILimIntM	UsbOVPIntM	UsbOkIntM	ChgThrmSdIntM	ChgThrmRegIntM	ChgTmoIntM	
0x08	IntMaskB	R/W	—	—	—	ThrmBk1IntM	ThrmBk0IntM	ThrmLDO1IntM	ThrmLDO2IntM	ThrmLDO3IntM	
0x09*	ILimCntl	R/W**	—	—	—	—	—	—	ILimCntl[1:0]	—	
0x0A*	ChgCntlA	R/W**	ChgAutoStp	ChgAutoReSta	BatReChg[1:0]	BatReg[2:0]	—	—	—	ChgEn	
0x0B*	ChgCntlB	R/W**	-	—	VPChg[2:0]	—	—	IPChg[1:0]	—	ChgDone[1:0]	
0x0C*	ChTmr	R/W**	—	—	MtChgTmr[1:0]	—	—	FChgTmr[1:0]	—	PChgTmr[1:0]	
0x0D	Buck1Cfg	R/W	Buck1Seq[2:0]	Buck1En[1:0]	Buck1Mdf[1:0]	—	—	—	—	Buck1Ind	
0x0E	Buck1VSet	R/W**	—	—	Buck1VSet[5:0]						
0x0F	Buck2Cfg	R/W	Buck2Seq[2:0]	Buck2En[1:0]	Buck2Mdf[1:0]	—	—	—	—	Buck2Ind	
0x10	Buck2VSet	R/W**	—	—	Buck2VSet[5:0]						
0x11	Reserved	—	—	—	—	—	—	—	—	—	
0x12	LDO1Cfg	R/W	LDO1Seq[2:0]	LDO1En[1:0]	LDO1ActDSC	—	—	LDO1En[1:0]	—	LDO1Mode	

I<sup>2</sup>C Register Map (continued)

REGISTER ADDRESS	REGISTER NAME	R/W	B7	B6	B5	B4	B3	B2	B1	B0	
0x13	LDO1VSet	R/W**	—	—	—	—	—	LDO1VSet[4:0]			
0x14	LDO2CfG	R/W	—	LDO2Seq[2:0]	—	—	LDO2 ActDSC	LDO2En[1:0]		LDO2Mode	
0x15	LDO2VSet	R/W**	—	—	—	—	—	LDO2VSet[4:0]			
0x16	LDO3CfG	R/W	—	LDO3Seq[2:0]	—	—	LDO3 ActDSC	LDO3En[1:0]		LDO3Mode	
0x17	LDO3VSet	R/W**	—	—	—	—	—	LDO3VSet[4:0]			
0x18*	ThrmCfG	R/W**	—	—	—	—	—	—	JEITAEn	ThermEn	
0x19	MONCfG	R/W	—	—	MONRatioCfG[1:0]	—	MONHIZ	MONCtrf[2:0]		—	
0x1A	BootCfG	R/W	—	PwrRstCfG[3:0]		—	SftRstCfG	BootDly[1:0]		—	
0x1B	PinStat	R/W	—	ILim__T[2:0]		—	PFN1	PFN2	MPC1	MPC0	
0x1C	Buck1/2 Extra	R/W	Reserved	Reserved	Buck2 ActDSC	Buck2FFET	Reserved	Reserved	Buck1ActDSC	Buck1FFET	
0x1D	PwrCfG	R/W	PFNxResEnaa	—	—	—	—	—	—	StayOn	
0x1E	NULL	R	—	—	—	—	—	—	—	—	
0x1F	PwrOff	R/W	PWR_OFF_CMD							—	—

**Note:** COR = Clear-on-read

\*Register is reset to default value upon CHGIN rising edge.

\*\* R if WriteProtect enabled (Table 35).

All R/W registers are reset to default value when entering the off state.

Reserved bits must not be modified from their default states to ensure proper operation.

## I<sup>2</sup>C Register Descriptions

**Table 5. ChipId Register (0x00)**

<b>ADDRESS:</b>	0x00							
<b>MODE:</b>	Read-Only							
<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	Chip_Id[7:0]							
<b>Chip_Id[7:0]</b>	Chip_Id[7:0] bits show information about the version of the MAX14690_.							

**Table 6. ChipRev Register (0x01)**

<b>ADDRESS:</b>	0x01							
<b>MODE:</b>	Read-Only							
<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	Chip_Rev[7:0]							
<b>Chip_Rev[7:0]</b>	Chip_Rev[7:0] bits show information about the revision of the MAX14690_ silicon.							

**Table 7. StatusA Register (0x02)**

<b>ADDRESS:</b>	0x02							
<b>MODE:</b>	Read-Only							
<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	–	–	ThermStat[2:0]			ChgStat[2:0]		
<b>ThermStat[2:0]</b>	<p>Status of Thermistor Monitoring</p> <p>000 = T &lt; T1</p> <p>001 = T1 &lt; T &lt; T2</p> <p>010 = T2 &lt; T &lt; T3</p> <p>011 = T3 &lt; T &lt; T4</p> <p>100 = T &gt; T4</p> <p>101 = No thermistor detected (THM high due to external pullup). Note that if a parallel resistor is used for thermistor monitoring, this mode may not function properly.</p> <p>110 = NTC input disabled through ThermEn</p> <p>111 = Detection disabled due to CHGIN not present.</p>							
<b>ChgStat[2:0]</b>	<p>Status of Charger Mode</p> <p>000 = Charger off</p> <p>001 = Charging suspended due to temperature (see Figure 5)</p> <p>010 = Pre-charge in progress</p> <p>011 = Fast-charge, constant current mode in progress</p> <p>100 = Fast-charge, constant voltage mode in progress</p> <p>101 = Maintain charge in progress</p> <p>110 = Maintain charger timer done</p> <p>111 = Charger fault condition (see Figure 5)</p>							

**Table 8. StatusB Register (0x03)**

ADDRESS:	0x03							
MODE:	Read-Only							
BIT	7	6	5	4	3	2	1	0
NAME	—	—	ILim	UsbOVP	UsbOk	Chg ThrmSd	Chg ThrmReg	ChgTmo
<b>ILim</b>	CHGIN Input Current Limit 0 = CHGIN input current is within limit. 1 = CHGIN input is in current limit.							
<b>UsbOVP</b>	Status of CHGIN OVP 0 = CHGIN OVP is not active. 1 = CHGIN OVP is active.							
<b>UsbOk</b>	Status of CHGIN Input 0 = CHGIN Input is not present or outside of valid range. 1 = CHGIN Input is present and valid.							
<b>ChgThrmSd</b>	Status of Thermal Shutdown 0 = Charger and input current limiter is in normal operating mode. 1 = Charger and input current limiter is in thermal shutdown.							
<b>ChgThrmReg</b>	Status of Thermal Regulation 0 = Charger is functioning normally, or disabled. 1 = Charger is running in thermal regulation mode and charging current is being actively reduced to prevent device overheating.							
<b>ChgTmo</b>	Status of Time-Out Condition 0 = Charger is running normally, or disabled. 1 = Charger has reached a time-out condition. ChgStat =1 11 in this condition (see Figure 5).							

**Table 9. StatusC Register (0x04)**

ADDRESS:	0x04							
MODE:	Read-Only							
BIT	7	6	5	4	3	2	1	0
NAME	—	—	—	ThrmBuck1	ThrmBuck2	ThrmLDO1	ThrmLDO2	ThrmLDO3
<b>ThrmBuck1</b>	0 = Buck1 NOT in Thermal Off mode 1 = Buck1 in Thermal Off Mode							
<b>ThrmBuck2</b>	0 = Buck2 NOT in Thermal Off mode 1 = Buck2 in Thermal Off Mode							
<b>ThrmLDO1</b>	0 = LDO1 NOT in Thermal Off mode 1 = LDO1 in Thermal Off Mode							
<b>ThrmLDO2</b>	0 = LDO2 NOT in Thermal Off mode 1 = LDO2 in Thermal Off Mode							
<b>ThrmLDO3</b>	0 = LDO3 NOT in Thermal Off mode 1 = LDO3 in Thermal Off Mode							

**Table 10. IntA Register (0x05)**

<b>ADDRESS:</b>	0x05							
<b>MODE:</b>	Clear On Read							
<b>BIT</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
<b>NAME</b>	Therm StatInt	ChgStatInt	ILimInt	UsbOVPInt	UsbOk	Chg ThrmSdInt	Therm RegInt	Chg Tmolnt
<b>ThermStatInt</b>	Change in ThermStat caused interrupt.							
<b>ChgStatInt</b>	Change in ChgStat caused interrupt, or first detection complete after POR.							
<b>ILimInt</b>	Input current limit triggered caused interrupt.							
<b>UsbOVPInt</b>	Change in UsbOVP caused interrupt.							
<b>UsbOk</b>	Change in UsbOk caused interrupt.							
<b>ChgThrmSdInt</b>	Change in ChgThrmSd caused interrupt.							
<b>ThermRegInt</b>	Change in ChgThrmReg caused interrupt.							
<b>ChgTmolnt</b>	Change in ChgTmo caused interrupt.							
<b>ThermStatInt</b>	Change in ThermStat caused interrupt.							

**Table 11. IntB Register (0x06)**

<b>ADDRESS:</b>	0x06							
<b>MODE:</b>	Clear On Read							
<b>BIT</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
<b>NAME</b>	—	—	—	Thrm Buck1Int	Thrm Buck2Int	Thrm LDO1Int	Thrm LDO2Int	Thrm LDO3Int
<b>ThrmBuck1Int</b>	Change in ThrmBuck1 caused interrupt.							
<b>ThrmBuck2Int</b>	Change in ThrmBuck2 caused interrupt.							
<b>ThrmLDO1Int</b>	Change in ThrmLDO1 caused interrupt.							
<b>ThrmLDO2Int</b>	Change in ThrmLDO2 caused interrupt.							
<b>ThrmLDO3Int</b>	Change in ThrmLDO3 caused interrupt.							

**Table 12. IntMaskA Register (0x07)**

<b>ADDRESS:</b>	0x07							
<b>MODE:</b>	Read/Write							
<b>BIT</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
<b>NAME</b>	Therm StatIntM	Chg StatIntM	ILimIntM	Usb OVPIntM	UsbOkM	ChgThrm SdIntM	Therm RegIntM	Chg TmolntM
<b>ThermStatIntM</b>	ThermStatIntM masks the ThermStatInt interrupt in the IntA register (0x05). 0 = Mask 1 = Not masked							
<b>ChgStatIntM</b>	ChgStatIntM masks the ChgStatInt interrupt in the IntA register (0x05). 0 = Mask 1 = Not masked							
<b>ILimIntM</b>	ILimIntM masks the ILimInt interrupt in the IntB register (0x06). 0 = Mask 1 = Not masked							
<b>UsbOVPIntM</b>	UsbOVPIntM masks the UsbOVPInt interrupt in the IntA register (0x05). 0 = Mask 1 = Not masked							
<b>UsbOkM</b>	UsbOkM masks the UsbOk interrupt in the IntB register (0x06). 0 = Mask 1 = Not masked							
<b>ChgThrm SdIntM</b>	ChgThrmSdIntM masks the ChgThrmSdInt interrupt in the IntB register (0x06). 0 = Mask 1 = Not masked							
<b>ThermRegIntM</b>	ThermRegIntM masks the ThermRegInt interrupt in the IntA register (0x05). 0 = Mask 1 = Not masked							
<b>ChgTmolntM</b>	ChgTmolntM masks the ChgTmolnt interrupt in the IntA register (0x05). 0 = Mask 1 = Not masked							

**Table 13. IntMaskB Register (0x08)**

ADDRESS:	0x08							
MODE:	Read/Write							
BIT	7	6	5	4	3	2	1	0
NAME	—	—	—	Thrm Buck1IntM	Thrm Buck2IntM	Thrm LDO1IntM	Thrm LDO2IntM	Thrm LDO3IntM
<b>ThrmBuck1 IntM</b>	0 = Mask 1 = Not masked							
<b>ThrmBuck2 IntM</b>	0 = Mask 1 = Not masked							
<b>ThrmLDO1 IntM</b>	0 = Mask 1 = Not masked							
<b>ThrmLDO2 IntM</b>	0 = Mask 1 = Not masked							
<b>ThrmLDO3 IntM</b>	0 = Mask 1 = Not masked							

**Table 14. ILimCntl Register (0x09)**

ADDRESS:	0x09							
MODE:	Read/Write* or Read-Only if Write-Protect Enabled (see Table 35)							
BIT	7	6	5	4	3	2	1	0
NAME	—	—	—	—	—	—	ILimCntl [1:0]	
<b>ILimCntl[1:0]</b>	CHGIN Custom Input Current Limit (see Electrical Characteristics table for details) 00 = 0mA 01 = 100mA 10 = 500mA 11 = 1000mA							

\*Register is reset to default value upon CHGIN rising edge.



**Table 15. ChgCntlA Register (0x0A)**

ADDRESS:	0x0A							
MODE:	Read/Write* or Ready-Only if Write-Protect Enabled (see Table 35)							
BIT	7	6	5	4	3	2	1	0
NAME	ChgAuto Stp	ChgAuto ReSta	BatReChg[1:0]		BatReg[2:0]			ChgEn
<b>ChgAutoStp</b>	Charger Auto-Stop. Controls the transition from Maintain Charger to Maintain Charger Done. 0 = Autostop disabled. 1 = Autostop enabled.							
<b>ChgAutoReSta</b>	Charger Auto Restart Control 0 = Charger remains in maintain charge done even when VBAT is less than charge restart threshold (see Charger state diagram). 1 = Charger automatically restarts when VBAT drops below charge restart threshold.							
<b>BatReChg[1:0]</b>	Recharge Threshold in Relation to BatReg 00 = BatReg - 70mV 01 = BatReg - 120mV 10 = BatReg - 170mV 11 = BatReg - 220mV							
<b>BatReg[2:0]</b>	Setting the Battery Regulation Threshold 000 = 4.05V 001 = 4.10V 010 = 4.15V 011 = 4.20V 100 = 4.25V 101 = 4.30V 110 = 4.35V 111 = Reserved							
<b>ChgEn</b>	On/Off Control for Charger (does not affect SYS node). 0 = Charger disabled. 1 = Charger enabled.							

\*Register is reset to default value upon CHGIN rising edge.

**Table 16. ChgCntlB Register (0x0B)**

ADDRESS:	0x0B							
MODE:	Read/Write*							
BIT	7	6	5	4	3	2	1	0
NAME	-	VPChg[2:0]			IPChg[1:0]		ChgDone[1:0]	
<b>VPChg[2:0]</b>	Pre-charge voltage threshold setting 000 = 2.10V 001 = 2.25V 010 = 2.40V 111 = 2.55V 100 = 2.70V 101 = 2.85V 110 = 3.00V 111 = 3.15V							
<b>IPChg[1:0]</b>	Pre-charge current setting 00 = 0.05 x I <sub>FChg</sub> 01 = 0.1 x I <sub>FChg</sub> 10 = 0.2 x I <sub>FChg</sub> 11 = 0.3 x I <sub>FChg</sub>							
<b>ChgDone[1:0]</b>	Charge Done Threshold Setting 00 = 0.05 x I <sub>FChg</sub> 01 = 0.1 x I <sub>FChg</sub> 10 = 0.2 x I <sub>FChg</sub> 11 = 0.3 x I <sub>FChg</sub>							

\*Register is reset to default value upon CHGIN rising edge.

**Table 17. ChTmr Register (0x0C)**

ADDRESS:	0x0C							
MODE:	Read/Write*							
BIT	7	6	5	4	3	2	1	0
NAME	-	-	MtChgTmr[1:0]		FChgTmr[1:0]		PChgTmr[1:0]	
<b>MtChgTmr [1:0]</b>	Maintain Charge Timer Setting 00 = 0min 01 = 15min 10 = 30min 11 = 60min							
<b>FChgTmr[1:0]</b>	Fast- Charge Timer Setting 00 = 75min 01 = 150min 10 = 300min 11 = 600min							
<b>PChgTmr[1:0]</b>	Pre-charge Timer Setting 00 = 30min 01 = 60min 10 = 120min 11 = 240min							

\*Register is reset to default value upon CHGIN rising edge.

**Table 18. Buck1Cfg Register (0x0D)**

ADDRESS:	0x0D							
MODE:	Read/Write							
BIT	7	6	5	4	3	2	1	0
NAME	Buck1Seq[2:0] (Read-only)			Buck1En[1:0]		Buck1Md[1:0]		Buck1Ind
<b>Buck1Seq[2:0]</b>	Buck1 Enable Configuration (Read-Only) 000 = Disabled 001 = Reserved 010 = Enabled at 0% of Boot/POR Process Delay Control 011 = Enabled at 25% of Boot/POR Process Delay Control 100 = Enabled at 50% of Boot/POR Process Delay Control 101 = Reserved 110 = Reserved 111 = Controlled by Buck1En[1:0] after 100% of Boot/POR Process Delay Control							
<b>Buck1En[1:0]</b>	Buck1 Enable Configuration (effective only when Buck1Seq = 111) 00 = Disabled (Buck1 OUT not actively discharged unless in Hard Reset/ShutDown/Off Mode) 01 = Enabled 10 = Enabled when MPC0 is high (regardless of MPC1) 11 = Enabled when MPC1 is high (regardless of MPC0)							
<b>Buck1Md[1:0]</b>	Buck1 Mode Select 00 = Burst mode 01 = Forced PWM mode 10 = Forced PWM mode when MPC0 is high (regardless of MPC1) 11 = Forced PWM mode when MPC1 is high (regardless of MPC0)							
<b>Buck1Ind</b>	Buck1 Inductance select 0 = inductance is 2.2μH 1 = inductance is 4.7μH							

**Table 19. Buck1VSet Register (0x0E)**

ADDRESS:	0x0E							
MODE:	Read/Write							
BIT	7	6	5	4	3	2	1	0
NAME	-	-	Buck1VSet[5:0]					
<b>Buck1VSet [5:0]</b>	Buck1 Output Voltage Setting This setting is internally latched and can change only when Buck1 is Disabled. Linear Scale from 0.8V to 1.8V in 25mV increments 000000 = 0.8V 000001 = 0.825V ... 101000 = 1.8V >101000 = 1.8V							

**Table 20. Buck2Cfg Register (0x0F)**

ADDRESS:	0x0F							
MODE:	Read/Write							
BIT	7	6	5	4	3	2	1	0
NAME	Buck2Seq[2:0] (Read-only)			Buck2En[1:0]		Buck2Md[1:0]		Buck2Ind
<b>Buck2Seq[2:0]</b>	Buck2 Enable Configuration (Read-only) 000 = Disabled 001 = Reserved 010 = Enabled at 0% of Boot/POR Process Delay Control 011 = Enabled at 25% of Boot/POR Process Delay Control 100 = Enabled at 50% of Boot/POR Process Delay Control 101 = Reserved 110 = Reserved 111 = Controlled by Buck2En [1:0] after 100% of Boot/POR Process Delay Control							
<b>Buck2En[1:0]</b>	Buck2 Enable Configuration (effective only when Buck2Seq = 111) 00 = Disabled (Buck2 OUT not actively discharged unless in Hard Reset/ShutDown/Off Mode) 01 = Enabled 10 = Enabled when MPC0 is high (regardless of MPC1) 11 = Enabled when MPC1 is high (regardless of MPC0)							
<b>Buck2Md[1:0]</b>	Buck2 Mode Select 00 = Burst mode 01 = Forced PWM mode 10 = Forced PWM mode when MPC0 is high (regardless of MPC1) 11 = Forced PWM mode when MPC1 is high (regardless of MPC0)							
<b>Buck2Ind</b>	Buck2 Inductance select 0 = inductance is 2.2μH 1 = inductance is 4.7μH (we may need to choose 4.7μH as default for Buck2)							

**Table 21. Buck2VSet Register (0x10)**

ADDRESS:	0x10							
MODE:	Read/Write							
BIT	7	6	5	4	3	2	1	0
NAME	-	-	Buck2VSet[5:0]					
<b>Buck2VSet [5:0]</b>	Buck2 Output Voltage Setting This setting is internally latched and can change only when Buck2 is Disabled. Linear Scale from 1.5V to 3.3V in 50mV increments 000000=1.5V 000001=1.55V ... 100100=3.3V >100100=3.3V							

**Table 22. LDO1Cfg Register (0x12)**

ADDRESS:	0x12							
MODE:	Read/Write							
BIT	7	6	5	4	3	2	1	0
NAME	LDO1Seq[2:0] (Read Only)			RFU	LDO1Act DSC	LDO1En[1:0]		LDO1 Mode
<b>LDO1Seq[2:0]</b>	LDO1 Enable Configuration (Read-only) 000 = Disabled 001 = Enabled always when BAT/SYS is present 010 = Enabled at 0% of Boot/POR Process Delay Control 011 = Enabled at 25% of Boot/POR Process Delay Control 100 = Enabled at 50% of Boot/POR Process Delay Control 101 = Disabled 110 = Disabled 111 = Controlled by LDO1En[1:0] after 100% of Boot/POR Process Delay Control							
<b>LDO1ActDSC</b>	LDO1 Active Discharge Control 0: LDO1 output will be actively discharged only in HardReset mode 1: LDO1 output will be actively discharged in HardReset mode and also when its Enable goes Low							
<b>LDO1En[1:0]</b>	LDO1 Enable Configuration (effective only when LDO1Seq = 111) 00 = Disabled – LDOs OUT not actively discharged unless Hard-Reset/Shutdown/Off Mode 01 = Enabled 10 = Enabled when MPC0 is high (regardless of MPC1) 11 = Enabled when MPC1 is high (regardless of MPC0)							
<b>LDO1Mode</b>	LDO1 Mode Control 0 = Normal LDO operating mode 1 = Load switch mode. FET is either fully ON or OFF depending on state of LDO1En. When FET is ON, the output is unregulated. This setting is internally latched and can change only when the LDO is disabled.							

**Table 23. LDO1VSet Register (0x13)**

ADDRESS:	0x13							
MODE:	Read-Only*							
BIT	7	6	5	4	3	2	1	0
NAME	-	-	-	LDO1Vset[4:0]				
<b>LDO1VSet[4:0]</b>	LDO1 Output Voltage Setting Linear Scale from 0.8V to 3.6V in 100mV increments 00000 = 0.8V 00001 = 0.9V ... 11100 = 3.6V >11101 = N/A							

**Table 24. LDO2Cfg Register (0x14)**

ADDRESS:	0x14							
MODE:	Read/Write							
BIT	7	6	5	4	3	2	1	0
NAME	LDO2Seq[2:0] (Read Only)			RFU	LDO2Act DSC	LDO2En[1:0]		LDO2 Mode
<b>LDO2Seq [2:0]</b>	LDO2 Enable Configuration (Read only) 000 = Disabled 001 = Enabled always when BAT/SYS is present 010 = Enabled at 0% of Boot/POR Process Delay Control 011 = Enabled at 25% of Boot/POR Process Delay Control 100 = Enabled at 50% of Boot/POR Process Delay Control 101 = Disabled 110 = Disabled 111 = Controlled by LDO2En[1:0] after 100% of Boot/POR Process Delay Control							
<b>LDO2ActDSC</b>	LDO2 Active Discharge Control 0 = LDO2 output will be actively discharged only in HardReset mode 1 = LDO2 output will be actively discharged in HardReset mode and also when its Enable goes Low							
<b>LDO2En [1:0]</b>	LDO2 Enable Configuration (effective only when LDO2Seq = 111) 00 = Disabled – LDO's OUT not actively discharged unless HardReset/ShutDown/Off Mode 01 = Enabled 10 = Enabled when MPC0 is high (regardless of MPC1) 11 = Enabled when MPC1 is high (regardless of MPC0)							
<b>LDO2Mode</b>	LDO2 Mode Control 0 = Normal LDO operating mode 1 = Load switch mode. FET is either fully ON or OFF depending on state of LDO2En. When FET is ON, the output is unregulated. This setting is internally latched and can change only when the LDO is disabled.							

**Table 25. LDO2VSet Register (0x15)**

ADDRESS:	0x15							
MODE:	Read/Write							
BIT	7	6	5	4	3	2	1	0
NAME	-	-	-	LDO2Vset[4:0]				
<b>LDO2VSet[4:0]</b>	LDO2 Output Voltage Setting Linear Scale from 0.8V to 3.6V in 100mV increments 00000 = 0.8V 00001 = 0.9V ... 11100 = 3.6V >11101 = N/A							

**Table 26. LDO3Cfg Register (0x16)**

ADDRESS:	0x16							
MODE:	Read/Write							
BIT	7	6	5	4	3	2	1	0
NAME	LDO3Seq[2:0] (Read-Only)		RFU	LDO3Act DSC	LDO3En[1:0]		LDO3 Mode	
<b>LDO3Seq[2:0]</b>	LDO3 Enable Configuration (Read only) 000 = Disabled 001 = Enabled always when BAT/SYS is present 010 = Enabled at 0% of Boot/POR Process Delay Control 011 = Enabled at 25% of Boot/POR Process Delay Control 100 = Enabled at 50% of Boot/POR Process Delay Control 101 = Disabled 110 = Disabled 111 = Controlled by LDO3En[1:0] after 100% of Boot/POR Process Delay Control							
<b>LDO3ActDSC</b>	LDO3 Active Discharge Control 0 = LDO3 output will be actively discharged only in HardReset mode 1 = LDO3 output will be actively discharged in HardReset modes and also when its Enable goes Low							
<b>LDO3En[1:0]</b>	LDO3 Enable Configuration (effective only when LDO3Seq == 111) 00 = Disabled. LDO's OUT not actively discharged unless in HardReset/ShutDown/Off Mode 01 = Enabled 10 = Enabled when MPC0 is high (regardless of MPC1) 11 = Enabled when MPC1 is high (regardless of MPC0)							
<b>LDO3Mode</b>	LDO3 Mode Control 0 = Normal LDO operating mode 1 = Load switch mode. FET is either fully ON or OFF depending on state of LDO3En. When FET is ON, the output is unregulated. This setting is internally latched and can change only when the LDO is disabled.							

**Table 27. LDO3VSet Register (0x17)**

ADDRESS:	0x17							
MODE:	Read/Write							
BIT	7	6	5	4	3	2	1	0
NAME	-	-	-	LDO3Vset[4:0]				
<b>LDO3VSet[4:0]</b>	LDO3 Output Voltage Setting Linear Scale from 0.8V to 3.6V in 100mV increments 00000 = 0.8V 00001 = 0.9V ... 11100 = 3.6V >11101 = N/A							

**Table 28. ThrmCfg Register (0x18)**

<b>ADDRESS:</b>	0x18							
<b>MODE:</b>	Read/Write							
<b>BIT</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
<b>NAME</b>	-	-	-	-	-	-	JEITAE <sub>n</sub>	ThermEn
<b>JEITAE<sub>n</sub></b>	Thermal or JEITA Monitoring Enable 0 = JEITA monitoring disabled 1 = JEITA Monitoring Enabled, only if ThermEn = 1							
<b>ThermEn</b>	Thermal or JEITA Monitoring Selector 0 = Thermal Monitoring Disabled 1 = Thermal Monitoring Enabled							

\*Register is reset to default value upon CHGIN rising edge.

**Table 29. MONC<sub>fg</sub> Register (0x19)**

<b>ADDRESS:</b>	0x19							
<b>MODE:</b>	Read/Write							
<b>BIT</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
<b>NAME</b>			MONRatioC <sub>fg</sub> [1:0]		MONtHiZ	MONCtr[2:0]		
<b>MONRatioC<sub>fg</sub></b>	MON Resistive Partition Selector 00 = 4:1 01 = 3:1 10 = 2:1 11 = 1:1							
<b>MONtHiZ</b>	MON OFF MODE condition 0 = Pulled LOW by 100k pull-down resistor 1 = Hi-Z							
<b>MONCtr[2:0]</b>	MON Pin Source selection (40μs BBM after any change of MONCtr) 000 = MON is not connected to any internal node and its state depends on MONtHiZ 001 = MON connected to a resistive partition of BATT 010 = MON connected to a resistive partition of SYS 011 = MON connected to a resistive partition of BUCK1 OUT 100 = MON connected to a resistive partition of BUCK2 OUT 101 = MON connected to a resistive partition of LDO1 OUT 110 = MON connected to a resistive partition of LDO2 OUT 111 = MON connected to a resistive partition of LDO3 OUT							



**Table 30. BootCfg Register (0x1A)**

<b>ADDRESS:</b>	0x1A							
<b>MODE:</b>	Read-Only							
<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	PwrRstCfg[3:0]				SftRstCfg	BootDly[1:0]		RFU
<b>PwrRstCfg [3:0]</b>	See Table 1							
<b>SftRstCfg</b>	Soft Reset Register Default 0 = Registers do not reset to default values on soft reset 1 = Registers reset to default values on soft reset							
<b>BootDly[1:0]</b>	Boot/POR Process Delay Control 00 = 80ms + 34ms 01 = 120ms + 34ms 10 = 220ms + 34ms 11 = 420ms + 34ms							

**Table 31. PinStat Register (0x1B)**

<b>ADDRESS:</b>	0x1B							
<b>MODE:</b>	Read/Write							
<b>BIT</b>	7	6	5	4	3	2	1	0
<b>NAME</b>	ILim_T[2:0]			-	PFN1	PFN2	MPC1	MPC0
<b>ILim_T[2:0]</b>	Monitor of The Input limiter Current Setting 000 = Input Limiter Off 001 = 100mA 010 = 500mA 100 = 1A							
<b>PFN1</b>	PFN1 Input State 0 = pin low 1 = pin high							
<b>PFN2</b>	PFN2 In/Out State 0 = pin low 1 = pin high							
<b>MPC1</b>	MPC1 Input State 0 = pin low 1 = pin high							
<b>MPC0</b>	MPC0 Input State 0 = pin low 1 = pin high							

**Table 32. Buck1/2Extra Control Register (0x1C)**

ADDRESS:	0x1C							
MODE:	Read/Write							
BIT	7	6	5	4	3	2	1	0
NAME	Reserved	Reserved	Buck2 ActDSC	Buck2 FFET	Reserved	Reserved	Buck1 ActDSC	Buck1 FFET
<b>Buck2ActDSC</b>	Buck2 Active Discharge Control 0 = Buck2 output will be actively discharged only in HardReset mode 1 = Buck2 output will be actively discharged in HardReset mode and also when its Enable goes Low							
<b>Buck2FFET</b>	Buck2 Force FET scaling (it reduces I <sub>Q</sub> by lowering the nMOS power to 20% of the nominal value) 0 = FET Scaling only enabled during the Buck2 Turn-On Sequence 1 = FET Scaling enabled during the Buck2 Turn-On Sequence and also in the Buck2 Steady On state							
<b>Buck1ActDSC</b>	Buck1 Active Discharge Control 0 = Buck1 output will be actively discharged only in HardReset mode 1 = Buck1 output will be actively discharged in HardReset mode and also when its Enable goes Low.							
<b>Buck1FFET</b>	Buck1 Force FET Scaling (it reduces I <sub>Q</sub> by lowering the nMOS power to 20% of the nominal value) 0 = FET Scaling only enabled during the Buck1 Turn-On Sequence 1 = FET Scaling enabled during the Buck1 Turn-On Sequence and also in the Buck1 Steady ON state							

**Table 33. PwrCfg Register (0x1D)**

ADDRESS:	0x1D							
MODE:	Read/Write							
BIT	7	6	5	4	3	2	1	0
NAME	PFNx ResEna	–	–	–	–	–	–	StayOn
<b>PFNxResEna</b>	PFN_ Automatic Internal Pull-Up/Pull-Down Enable 0 = No internal pullup/pulldown 1 = Automatic internal pullup/pulldown as per Table 1							
<b>StayOn</b>	This bit is used to ensure that the processor booted correctly. This bit must be set within 5s of power-on to prevent the part from shutting down and returning to the power-off condition. This bit has no effect after being set. 0 = Shut down 5s after power-on 1 = Stay on							

**Table 34. PwrOff Register (0x1F)**

ADDRESS:	0x1F							
MODE:	Read/Write							
BIT	7	6	5	4	3	2	1	0
NAME	PWR_CMD[7:0]							
<b>PWR_CMD [7:0]</b>	Power-Off Command Writing 0xB2 to this register will place the part in the off mode except in PwrRstCfg[3:0] modes 0000 and 0001 when it has no effect. Writing any other code has no effect. In PwrRstCfg[3:0] modes 0110 and 0111, the part can be turned back on by a button press or a valid voltage applied to CHGIN. In all other modes, only a valid voltage applied to CHGIN will turn the device back on. See Figure 1 for more details.							

Table 35. Register Bit Default Values

REGISTER BITS	MAX14690A	MAX14690B	MAX14690C	MAX14690D	MAX14690E	MAX14690N	MAX14690H	MAX14690I	MAX14690J	MAX14690K
ChgAutoStp	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
ChgAutoReSta	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
BatReChg[1:0]	-120mV	-220mV	-220mV	-220mV	-120mV	-120mV	-220mV	-120mV	-120mV	-220mV
BatReg[2:0]	4.20V	4.30V	4.35V	4.20V	4.20V	4.20V	4.35V	4.20V	4.35V	4.20V
ChgEn	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
Buck1En[1]	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
VPChg[2:0]	2.85V	3.00V	3.00V	3.00V	2.85V	3.00V	3.00V	3.00V	3.00V	3.00V
IPChg[1:0]	0.10 x IFChg	0.05 x IFChg	0.10 x IFChg	0.10 x IFChg	0.10 x IFChg	0.10 x IFChg	0.10 x IFChg	0.10 x IFChg	0.10 x IFChg	0.10 x IFChg
ChgDone[1:0]	0.05 x IFChg	0.10 x IFChg	0.10 x IFChg	0.05 x IFChg	0.05 x IFChg	0.10 x IFChg	0.1 x IFChg	0.10 x IFChg	0.10 x IFChg	0.05 x IFChg
MtChgTmr[1:0]	60min	30min	0min	0min	60min	0min	0min	0min	0min	0min
FChgTmr[1:0]	300min	150min	300min	150min	600min	300min	300min	300min	300min	150min
PChgTmr[1:0]	30min	240min	60min	30min	30min	60min	60min	60min	60min	30min
Buck1Seq[2:0] (Read-Only)	Buck1En	25% boot	Disabled	0% boot	Buck1En	25% boot	0% boot	Buck1En	Buck1En	0% boot
Buck1Ind	2.2µH	2.2µH	2.2µH	2.2µH	2.2µH	2.2µH	2.2µH	2.2µH	2.2µH	2.2mH
Buck1VSet[5:0]	1.2V	1.175V	1.8V	1.3V	1.2V	1.2V	1.8V	1.2V	1.2V	1.3V
Buck2Seq[2:0] (Read-Only)	0% boot	0% boot	25% boot	Buck2En	0% boot	25% boot	Buck2En	25% boot	25% boot	Buck2En
Buck2Ind	2.2µH	2.2µH	2.2µH	2.2µH	2.2µH	2.2µH	2.2µH	2.2µH	2.2µH	2.2µH
Buck2VSet[5:0]	1.8V	1.8V	2.0V	1.8V	2.2V	1.8V	3.3V	2.85V	2.85V	1.8V
Buck1_lup_SET[2:0]	100mA	100mA	100mA	100mA	100mA	100mA	100mA	100mA	100mA	100mA
Buck2_lup_SET[2:0]	100mA	100mA	100mA	100mA	100mA	100mA	100mA	100mA	100mA	100mA
LDO1Seq[2:0] (Read-Only)	LDO1En	Always On	LDO1En	0% boot	Always On	Always On	LDO1En	LDO1En	LDO1En	0% boot
LDO1Mode	LDO	LDO	LDO	LDO	LDO	LDO	LDO	LDO	LDO	LDO
LDO1Vset[4:0]	3.0V	2.0V	3.1V	3.1V	2V	1.8V	3.0V	1.8V	1.8V	3.1V

Table 35. Register Bit Default Values (continued)

REGISTER BITS	MAX14690A	MAX14690B	MAX14690C	MAX14690D	MAX14690E	MAX14690N	MAX14690H	MAX14690I	MAX14690J	MAX14690K
LDO2Sseq[2:0] (Read-Only)	LDO2En	LDO2En	LDO2En	LDO2En	LDO2En	LDO2En	LDO2En	LDO2En	LDO2En	LDO2En
LDO2Mode	Switch	LDO	LDO	Switch	LDO	LDO	LDO	LDO	LDO	Switch
LDO2Vset[4:0]	3.7V	3.2V	1.8V	0.8V	2.7V	3.2V	3.0V	1.2V	1.2V	0.8V
LDO3Sseq[2:0] (Read-Only)	LDO3En	LDO3En	LDO3En	LDO3En	LDO3En	LDO3En	LDO3En	LDO3En	LDO3En	LDO3En
LDO3Mode	Switch	Switch	Switch	Switch	Switch	LDO	LDO	LDO	LDO	Switch
LDO3Vset[4:0]	3.7V	3.7V	1.8V	0.8V	3.7V	3.0V	3.0V	3V	3V	0.8V
JEITAEn	Disabled	Enabled	Enabled	Disabled	Enabled	Disabled	Enabled	Disabled	Disabled	Disabled
ThermEn	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
PwrRstCtg[3:0] (Read-Only)	KIN#	KIN#	Soft Reset	CR Low	Soft Reset	KIN	KIN	Soft Reset	Soft Reset	Soft Reset
SftRstCfg (Read-Only)	Hold	Reset	Reset	Reset	Hold	Hold	Reset	Hold	Hold	Reset
BootDly[1:0] (Read-Only)	(120 + 34)ms	(80 + 34)ms	(120 + 34)ms	(80 + 34)ms	(80 + 34)ms	(120 + 34)ms	(120 + 34)ms	(120 + 34)ms	(120 + 34)ms	(80 + 34)ms
PFNxResEna	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
StayOn	5s Turnoff	Stay On	Stay On	Stay On	Stay On	Stay On	Stay On	Stay On	Stay On	Stay On
WriteProtect	Writable	Writable	Writable	Writable	Writable	Writable	Writable	Writable	Writable	Writable
ILimCntrl[1:0]	500mA	500mA	500mA	500mA	500mA	500mA	500mA	500mA	100mA	500mA

Table 36. Register Default Values

REGISTER ADDRESS	REGISTER NAME	DEFAULT VALUES													
		MAX14690A	MAX14690B	MAX14690C	MAX14690D	MAX14690E	MAX14690N	MAX14690H	MAX14690I	MAX14690J	MAX14690K				
0x00	ChipId	0x01	0x01	0x01	0x01	0x01	0x01	0x01	0x01	0x01	0x01	0x01	0x01	0x01	0x01
0x01	ChipRev	0x02	0x02	0x03	0x02	0x03	0x02	0x03	0x03	0x03	0x03	0x03	0x03	0x03	0x02
0x07	IntMaskA	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x08	IntMaskB	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x09	ILimCntl	0x02	0x02	0x02	0x02	0x02	0x02	0x02	0x02	0x02	0x02	0x02	0x02	0x01	0x02
0x0A	ChgCntlA	0xD7	0xFB	0xFD	0xF7	0xFB	0xF7	0xD7	0xD7	0xD7	0xD7	0xFD	0xD7	0xDD	0xF7
0x0B	ChgCntlB	0x54	0x61	0x65	0x64	0x61	0x64	0x54	0x54	0x65	0x65	0x65	0x65	0x65	0x64
0x0C	ChgTmr	0x38	0x27	0x09	0x04	0x09	0x04	0x3C	0x3C	0x09	0x09	0x09	0x09	0x09	0x04
0x0D	Buck1Cfg	0xE0	0x60	0x00	0x40	0x00	0x40	0xE0	0xE0	0x40	0x40	0x40	0xE0	0xE0	0x40
0x0E	Buck1VSet	0x10	0x0F	0x28	0x14	0x28	0x14	0x10	0x10	0x10	0x10	0x28	0x10	0x10	0x14
0x0F	Buck2Cfg	0x40	0x40	0x60	0xE0	0x60	0xE0	0x40	0x40	0x40	0x60	0xE0	0x60	0x60	0xE0
0x10	Buck2VSet	0x06	0x06	0x0A	0x06	0x0A	0x06	0x0E	0x0E	0x06	0x06	0x24	0x1B	0x1B	0x06
0x11	Reserved	0x24	0x24	0x24	0x24	0x24	0x24	0x24	0x24	0x24	0x24	0x24	0x24	0x24	0x24
0x12	LDO1Cfg	0xE0	0x20	0xE0	0x40	0xE0	0x40	0x20	0x20	0x20	0x20	0xE0	0xE0	0xE0	0x40
0x13	LDO1VSet	0x16	0x0C	0x17	0x17	0x17	0x17	0x0C	0x0C	0x0A	0x0A	0x16	0x0A	0x0A	0x17
0x14	LDO2Cfg	0xE1	0xE0	0xE0	0xE1	0xE0	0xE1	0xE0	0xE0	0xE0	0xE0	0xE0	0xE0	0xE0	0xE1
0x15	LDO2VSet	0x1D	0x18	0x0A	0x00	0x0A	0x00	0x13	0x13	0x18	0x18	0x16	0x04	0x04	0x00
0x16	LDO3Cfg	0xE1	0xE1	0xE1	0xE1	0xE1	0xE1	0xE1	0xE1	0xE0	0xE0	0xE0	0xE0	0xE0	0xE1
0x17	LDO3VSet	0x1D	0x1D	0x0A	0x00	0x0A	0x00	0x1D	0x1D	0x16	0x16	0x16	0x16	0x16	0x00
0x18	ThrmCfg	0x01	0x03	0x03	0x01	0x03	0x01	0x03	0x03	0x01	0x01	0x03	0x01	0x01	0x01
0x19	MONCfg	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x1A	BootCfg	0x63	0x69	0x7B	0x59	0x7B	0x59	0x71	0x71	0x63	0x63	0x6B	0x73	0x73	0x79
0x1C	Buck1/2Extra	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x1D	PwrCfg	0x80	0x81	0x81	0x81	0x81	0x81	0x81	0x81	0x81	0x81	0x81	0x81	0x81	0x81
0x1E	NULL	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00
0x1F	PwrOff	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00	0x00

## Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX14690AEWX+	-40°C to +85°C	36 WLP
MAX14690AEWX+T	-40°C to +85°C	36 WLP
MAX14690BEWX+	-40°C to +85°C	36 WLP
MAX14690BEWX+T	-40°C to +85°C	36 WLP
MAX14690CEWX+	-40°C to +85°C	36 WLP
MAX14690CEWX+T	-40°C to +85°C	36 WLP
MAX14690DEWX+	-40°C to +85°C	36 WLP
MAX14690DEWX+T	-40°C to +85°C	36 WLP
MAX14690EEWX+	-40°C to +85°C	36 WLP
MAX14690EEWX+T	-40°C to +85°C	36 WLP
MAX14690HEWX+	-40°C to +85°C	36 WLP
MAX14690HEWX+T	-40°C to +85°C	36 WLP
MAX14690IEWX+	-40°C to +85°C	36 WLP
MAX14690IEWX+T	-40°C to +85°C	36 WLP
MAX14690JEWX+	-40°C to +85°C	36 WLP
MAX14690JEWX+T	-40°C to +85°C	36 WLP
MAX14690KEWX+*	-40°C to +85°C	36 WLP
MAX14690KEWX+T*	-40°C to +85°C	36 WLP
MAX14690NEWX+	-40°C to +85°C	36 WLP
MAX14690NEWX+T	-40°C to +85°C	36 WLP

+Denotes a lead(Pb)-free package/RoHS-compliant package.

T = Tape and reel.

\*Future Product—contact marketing for availability.

See [Table 35](#) and [Table 36](#) for the device differences.

## Chip Information

PROCESS: BiCMOS