



*Click [here](https://www.maximintegrated.com/en/storefront/storefront.html) to ask an associate for production status of specific part numbers.*

### **Power-Management Solution MAX14720/MAX14750**



#### **General Description**

The MAX14720/MAX14750 are compact power-management solutions for space-constrained, battery-powered applications where size and efficiency are critical. Both devices integrate a power switch, a linear regulator, a buck regulator, and a buck-boost regulator.

The MAX14720 is designed to be the primary powermanagement device and is ideal for either non-rechargeable battery (coin-cell, dual alkaline) applications or for rechargeable solutions where the battery is removable and charged separately. The device includes a button monitor and sequencer.

The MAX14750 works well as a companion to a charger or PMIC in rechargeable applications. It provides direct pin control of each function and allows greater flexibility for controlling sequencing.

The devices include two programmable micro- $I<sub>O</sub>$ , highefficiency switching converters: a buck-boost regulator and a synchronous buck regulator. These regulators feature a burst mode for increased efficiency during lightload operation.

The low-dropout linear regulator has a programmable output. It can also operate as a power switch that can disconnect the quiescent load of system peripherals.

The devices also include a power switch with batterymonitoring capability. The switch can isolate the battery from all system loads to maximize battery life when not operating. It is also used to isolate the battery-impedance measurements. This switch can operate as a generalpurpose load switch as well.

The MAX14720 includes a programmable power controller that allows the device to be configured either for use in applications that require a true off state or for always-on applications. This controller provides a delayed reset signal, voltage sequencing, and customized button timing for on/off control and recovery hard reset.

Both devices also include a multiplexer for monitoring the power inputs and outputs of each function.

These devices are available in a 25-bump, 0.4mm pitch, 2.26mm x 2.14mm wafer-level package (WLP) and operate over the -40°C to +85°C extended temperature range.

#### **Benefits and Features**

- **Extended System Battery Use Time** 
	- Micro-I<sub>Q</sub> 250mW Buck-Boost Regulator
		- Input Voltage from 1.8V to 5.5V
		- Output Voltage Programmable from 2.5V to 5V
		- 1.1µA Quiescent Current
		- Programmable Current Limit
	- Micro-I<sub>Q</sub> 200mA Buck Regulator
		- Input Voltage from 1.8V to 5.5V
		- Output Voltage Programmable from 1.0V to 2.0V
		- 0.9µA Quiescent Current
	- Micro-I<sub>Q</sub> 100mA LDO
		- Input Voltage From 1.71V to 5.5V
		- Output Programmable From 0.9V to 4.0V
		- 0. 9µA Quiescent Current
		- Configurable as Load Switch
- Extend Product Shelf-Life
	- Battery Seal Mode (MAX14720)
	- 120nA Battery Current
	- Power Switch On-Resistance
		- 250mΩ (max) at 2.7V
		- 500mΩ (max) at 1.8V
	- Battery Impedance Detector
- Easy-to-Implement System Control
	- Configurable Power Mode and Reset Behavior (MAX14720)
		- Push-Button Monitoring to Enable Ultra-Low Power Shipping Mode
		- Disconnects All Loads From Battery and Reduces Leakage to Less than 1µA
		- Power-On Reset (POR) Delay and Voltage Sequencing
	- Individual Enable Pins (MAX14750)
	- Voltage Monitor Multiplexer
	- I2C Control Interface

#### **Applications**

- **Wearable Medical Devices**
- **Wearable Fitness Devices**
- **Portable Medical Devices**

*[Ordering Information](#page-38-0) appears at end of data sheet.*

*19-7685; Rev 12; 1/22*

#### **Absolute Maximum Ratings**



Continuous-Current into HVIN, BIN, SWIN .................±1000mA Continuous-Current into Any Other Terminal ................±100mA Continuous Power Dissipation (multilayer board at +70°C): 5x5 Array 25-Ball 2.26mm x 2.14mm 0.4mm Pitch WLP (derate 19.07mW/°C)...1.525W Operating Temperature Range .......................... -40°C to +85°C Junction Temperature..+150°C Storage Temperature Range ........................... -65°C to +150°C Lead Temperature (soldering 10s) .................................+300°C Soldering Temperature (reflow).......................................+260°C

*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

#### **Package Information**



For the latest package outline information and land patterns (footprints), go to **[www.maximintegrated.com/packages](http://www.maximintegrated.com/packages)**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to **[www.maximintegrated.com/thermal-tutorial](http://www.maximintegrated.com/thermal-tutorial)**.

### **Electrical Characteristics**



# **Electrical Characteristics (continued)**



# **Electrical Characteristics (continued)**



# **Electrical Characteristics (continued)**



### **Electrical Characteristics (continued)**



### **Electrical Characteristics (continued)**



### **Electrical Characteristics (continued)**



### **Electrical Characteristics (continued)**

(V<sub>CC</sub> = V<sub>BIN</sub> = V<sub>LIN</sub> = V<sub>HVIN</sub> = V<sub>SWIN</sub> = 2.7V, T<sub>A</sub> = -40°C to +85°C, all registers in their default state, unless otherwise noted. Typical values are at  $T_A$  = +25°C.) (Note 1)



**Note 1:** All devices are 100% production tested at  $T_A$  = +25°C. Limits over the operating temperature range are guaranteed by design.

**Note 2:** f<sub>SCL</sub> must meet the minimum clock low time plus the rise/fall times.

Note 3: The maximum t<sub>HD:DAT</sub> has to be met only if the device does not stretch the low period (t<sub>LOW</sub>) of the SCL signal.

### **Typical Operating Characteristics**

(V<sub>CC</sub> = V<sub>BIN</sub> = V<sub>LIN</sub> = V<sub>HVIN</sub> = V<sub>SWIN</sub> = 2.7V, T<sub>A</sub> = +25°C, all registers in their default state, unless otherwise noted.)



### **Typical Operating Characteristics (continued)**

 $(V_{CC} = V_{\text{BIN}} = V_{\text{LIN}} = V_{\text{HVIN}} = V_{\text{SWIN}} = 2.7V$ ,  $T_A = +25^{\circ}$ C, all registers in their default state, unless otherwise noted.)











### **Bump Configurations**



### **Bump Description**





### **Bump Description (continued)**

*Note: All capacitance values listed in this document refer to effective capacitance. Be sure to specify capacitors that will meet these requirements under typical system operating conditions taking into consideration the effects of voltage and temperature.* 

### **Block Diagram**



#### **Detailed Description**

#### **Power Regulation**

The MAX14720/MAX14750 include a buck-boost regulator, a synchronous buck regulator, a low quiescent current linear regulator, and a power switch with integrated battery monitoring. Burst mode operation of the switching regulators provides excellent light-load efficiency and allows the switching regulators to run continuously without significant energy cost.

The buck-boost regulator in the devices is suitable for applications (such as low-power display biasing) that need the voltage present continuously while running from a battery. The buck-boost regulator can also operate in a current-limited mode to reduce current surges to the supply. The current-limiting is implemented by dividing down the frequency of the switching and is dependent on the ratio of the input-to-output voltage. Step-down operation is not allowed when current-limiting is active.

#### **UVLO**

In addition to the internal power-on-reset (POR) circuit, the devices also have two UVLO circuits that monitor the voltages on BIN and LIN pin to ensure that input voltages are sufficient for proper operation. It is required that the boost and buck-boost are powered from the same voltage so they share a UVLO on the BIN pin. The LDO has its own UVLO on the LIN pin. The UVLO circuits are disabled when the blocks are not enabled to reduce the quiescent current. The devices provide the ability to select which of the two UVLOs are used so that applications with BIN and LIN tied to the

same supply can share a single UVLO to reduce quiescent current. The selection is made in the UVLOCfg register and the effects of the different settings are shown in the Table 1. In the MAX14720, if there is a fault in a block that is enabled by the sequencer (every \_Seq[2:0] option except 000, 110 or 111) the part will transition to the shutdown state. The device then waits for the fault to clear before beginning the power on sequence. A fault is any condition that causes the block to turn off when it should be enabled, such as a UVLO condition or thermal shutdown. On MAX14720 versions with BatZUVLO enabled and SWSeq = 001 (always on), the load switch is kept on even in the event of a fault. This allows the device to recover from UVLO fault conditions when it is connected as shown in Figure 11. On devices with these options, in the case of a fault during the power sequencing, a retry counter is incremented. If seven failures in a row occur, retries are aborted and the device returns to OFF mode.

#### **Output Discharge**

The regulators include circuitry to discharge their outputs. Active discharge applies a current sink, while passive discharge applies a load resistor. The active discharge is enabled during hard reset, or for 10ms as the part enters the off/seal mode. It can also be activated in the on state by a register bit when the regulator is disabled. Passive discharge is applied in the off/seal mode if the GlbPasDsc bit is set and can also be applied in the on state by a register bit when the regulator is disabled.

#### **Table 1. UVLO Configuration**



#### **Power On/Off and Reset Control**

The MAX14750 provides individual enable pins for each of the primary functions, while the MAX14720 includes a push-button monitor and sequencing controller. Figure 1 shows the basic flow diagram for the power-management control inside the MAX14720. Each primary function of the MAX14720 can be automatically enabled by the sequencing controller. The functions can default to be controlled by the I2C configuration registers. The default state is determined by the factory configuration. See *I2C Register Descriptions* section for more information.

When the device begins the shutdown process, reset is driven low, all functions are disabled and outputs are actively discharged. Then, 10ms later, the device will be in the off state (seal mode) where all functions are disabled except for the power button monitor.

#### **Power Sequencing**

The sequencing of the voltage regulators during poweron is configurable. Each regulator can be configured to be turned on at one of four points during the power-on process. The four points are:  $t_{\text{BNOT}}$  after the power-on event, after the RST signal is released, or at two points in between. The two points in between are fixed proportionally to the duration of the POR process, but the overall time of the reset delay is configurable at 80ms, 120ms, 220ms, and 420ms. (Note that the actual turn-on time of some converters may be limited by the soft-starting of the output.) Figure 3 shows the timing relationship. Additionally, the



*Figure 1. Power State Diagram for MAX14720 Figure 2.* BatZUVLO enabled for MAX14720

regulators can be preselected to default off and can be turned on with an I2C command after reset is released.

#### **Battery Impedance Measurement (MAX14720, BatZUVLO Enabled Only)**

The MAX14720 contains circuitry to measure the impedance of the power supply. To perform this measurement, SWIN must be connected to  $V_{CC}$ , with no capacitor present on the battery-side; all loads draw their power from the power-switch output (see *Typical Application Circuits*).

By default, the power switch is configured with a soft-start current limit that prevents potential high current drawn from the battery. This soft-start lasts 60ms after the power switch is turned on.

During battery measurement, the impedance measurement circuitry will open the power switch and record the voltage at the input to the switch before and after a current load is applied. During the measurement, the system must rely on the energy stored in the capacitor attached to the output of the switch for operation. If the SWOUT voltage falls below SWOUT UVLO threshold, the battery measurement is immediately aborted and the power switch closes.



The parameters of the current load and the timing of the pulse are specified in registers BatTime(0x0D) and BatCfg(0x0E) when the measurement is requested and the results are presented in registers BatV(0x0F), BatOCV(0x10), and BatLCV(0x11) (see Figure 4). Battery impedance measurement is only available on devices with BatZUVLO enabled (see Table 27).

#### **I2C Interface**

The devices use the two-wire I2C interface to communicate with the host microcontroller. The configuration settings and status information provided through this interface are detailed in the register descriptions.

#### **I2C Addresses**

The registers of the devices are accessed through the slave address of 010101Ax (A is configurable by OTP).



*Figure 3. Reset Sequence Programming (MAX14720) Figure 4. Battery Impedance Measurement*



# **2C Register Map I2C Register Map**



# **MAX14720/MAX14750** Power-Management Solution

**Note**: All registers reset to default value on hard and soft reset.<br>Reserved Bits: Must not be modified from their default states to ensure proper operation.<br>Bolded Names: Bits default value can be factory configured by O *\*Read-only*

*\*\*Bits autoreset at the end of impedance measurement (either completed or aborted).*

*Note: All registers reset to default value on hard and soft reset.*

*Reserved Bits: Must not be modified from their default states to ensure proper operation.* 

*Bolded Names: Bits default value can be factory configured by OTP. Bolded bits with asterisk are set by OTP only.*

### **I2C Register Descriptions**

# **Table 2. ChipId Register (0x00)**



### **Table 3. ChipRev Register (0x01)**



### **Table 4. BoostCDiv Register (0x03)**



# **Table 5. BoostISet Register (0x04)**



# **Table 6. BoostVSet Register (0x05)**



# **Table 7. BoostCfg Register (0x06)**



# **Table 8. BuckVSet Register (0x07)**



### **Table 9. BuckCfg Register (0x08)**



# **Table 10. BuckISet Register (0x09)**



# **Table 11. LDOVSet Register (0x0A)**



# **Table 12. LDOCfg Register (0x0B)**



# **Table 13. SwitchCfg Register (0x0C)**



# **Table 14. BatTime Register (0x0D)**



# **Table 15. BatCfg Register (0x0E)**



### **Table 16. BatV Register (0x0F)**



# **Table 17. BatOCV Register (0x10)**



### **Table 18. BatLCV Register (0x11)**



# **Table 19. MONCfg Register (0x19)**



# **Table 20. BootCfg Register (0x1A)**



# **Table 21. PinStat Register (0x1B)**



# **Table 22. BBBExtra Register (0x1C)**



# **Table 23. HandShk Register (0x1D)**



# **Table 24. UVLOCfg Register (0x1E)**



### **Table 25. PWRCFG Register (0x1F)**



#### **I2C Interface**

The MAX14720/MAX14750 contain an I2C-compatible interface for data communication with a host controller (SCL and SDA). The interface supports a clock frequency of up to 400kHz. SCL and SDA require pullup resistors that are connected to a positive supply.

#### **Start, Stop, And Repeated Start Conditions**

When writing to the MAX14720/MAX14750 using I2C, the master sends a START condition (S) followed by the MAX14720/MAX14750 I2C address. After the address, the master sends the register address of the register that is to be programmed. The master then ends communication by issuing a STOP condition (P) to relinquish control of the bus, or a REPEATED START condition (Sr) to communicate to another I2C slave. See Figure 5.

#### **Table 26. I2C Slave Addresses**





*Figure 5. I2C START, STOP, and REPEATED START Conditions*

#### **Slave Address**

Set the Read/Write bit high to configure the devices to read mode (Table 26). Set the Read/Write bit low to configure the MAX14720/MAX14750 to write mode. The address is the first byte of information sent to the MAX14720/MAX14750 after the START condition.

#### **Bit Transfer**

One data bit is transferred on the rising edge of each SCL clock cycle. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high and stable are considered control signals (see the *Start, Stop, And Repeated Start Conditions* section). Both SDA and SCL remain high when the bus is not active.

#### **Single-Byte Write**

In this operation, the master sends an address and two data bytes to the slave device (Figure  $6$ ). The following procedure describes the single byte write operation:

- 1) The master sends a START condition
- 2) The master sends the 7-bit slave address plus a write bit (low)
- 3) The addressed slave asserts an ACK on the data line
- 4) The master sends the 8-bit register address
- 5) The slave asserts an ACK on the data line only if the address is valid (NAK if not)
- 6) The master sends 8 data bits
- 7) The slave asserts an ACK on the data line
- 8) The master generates a STOP condition



*Figure 6. Write Byte Sequence*

#### **Burst Write**

In this operation, the master sends an address and multiple data bytes to the slave device (Figure 7). The slave device automatically increments the register address after each data byte is sent, unless the register being accessed is 0x00, in which case the register address remains the same. The following procedure describes the burst write operation:

- 1) The master sends a START condition
- 2) The master sends the 7-bit slave address plus a write bit (low)
- 3) The addressed slave asserts an ACK on the data line
- 4) The master sends the 8-bit register address
- 5) The slave asserts an ACK on the data line only if the address is valid (NAK if not)
- 6) The master sends eight data bits
- 7) The slave asserts an ACK on the data line
- 8) Repeat 6 and 7 N-1 times
- 9) The master generates a STOP condition

#### **Single Byte Read**

In this operation, the master sends an address plus two data bytes and receives one data byte from the slave device (I2C Register Descriptions). The following procedure describes the single byte read operation:

- 1) The master sends a START condition.
- 2) The master sends the 7-bit slave address plus a write bit (low).
- 3) The addressed slave asserts an ACK on the data line.
- 4) The master sends the 8-bit register address.
- 5) The slave asserts an ACK on the data line only if the address is valid (NAK if not).
- 6) The master sends a REPEATED START condition.
- 7) The master sends the 7-bit slave address plus a read bit (high).
- 8) The addressed slave asserts an ACK on the data line.
- 9) The slave sends eight data bits.
- 10) The master asserts a NACK on the data line.
- 11) The master generates a STOP condition.



*Figure 7. Burst Write Sequence*



*Figure 8. Read Byte Sequence*

#### **Burst Read**

In this operation, the master sends an address plus two data bytes and receives multiple data bytes from the slave device (Figure 9). The following procedure describes the burst byte read operation:

- 1) The master sends a START condition
- 2) The master sends the 7-bit slave address plus a write bit (low)
- 3) The addressed slave asserts an ACK on the data line
- 4) The master sends the 8-bit register address
- 5) The slave asserts an ACK on the data line only if the address is valid (NAK if not)
- 6) The master sends a REPEATED START condition
- 7) The master sends the 7-bit slave address plus a read bit (high)
- 8) The slave asserts an ACK on the data line
- 9) The slave sends eight data bits
- 10) The master asserts an ACK on the data line
- 11) Repeat 9 and 10 N-2 times
- 12) The slave sends the last eight data bits
- 13) The master asserts a NACK on the data line
- 14) The master generates a STOP condition

#### **Acknowledge Bits**

Data transfers are acknowledged with an acknowledge bit (ACK) or a not-acknowledge bit (NACK). Both the master and the MAX14720/MAX14750 generate ACK bits. To generate an ACK, pull SDA low before the rising edge of the ninth clock pulse and hold it low during the high period of the ninth clock pulse (Figure 10). To generate a NACK, leave SDA high before the rising edge of the ninth clock pulse and leave it high for the duration of the ninth clock pulse. Monitoring for NACK bits allows for detection of unsuccessful data transfers.



*Figure 9. Burst Read Sequence*



*Figure 10. Acknowledge*



# **Table 27. Register Bit Default Values**



# **Table 27. Register Bit Default Values (continued)**

# **Table 28. Register Default Values**





### **Table 28. Register Default Values (continued)**

# **Typical Application Circuits**



*Figure 11. Lithium Coin Cell*

# **Typical Application Circuits (continued)**



*Figure 12. Removable Li+ Rechargeable*

# **Typical Application Circuits (continued)**



*Figure 13. Always-On Coin Cell*

# **Typical Application Circuits (continued)**



*Figure 14. Companion Li+ Rechargeable*

# <span id="page-38-0"></span>**Ordering Information Chip Information**



*+Denotes a lead(Pb)-free/RoHS-compliant package.*

*T = Tape and reel.*

 $PROCESS: BiCMOS$