MAX14828

Low-Power, Ultra-Small IO-Link Device Transceiver

General Description

The MAX14828 integrates the high-voltage functions commonly found in industrial sensors. The MAX14828 features one ultra low-power driver (C/Q) with active reverse-polarity protection. An auxiliary digital input is provided to allow firmware updates through a UART interface. Transient protection is simplified due to high voltage tolerance allowing the use of micro TVS.

The device features a flexible control interface. Pin-control logic inputs allow for operation with switching sensors that do not use a microcontroller. For sensors that use a microcontroller, an SPI interface is available with extensive diagnostics. For IO-Link operation, a UART interface is provided, allowing interfacing to the microcontroller UART. Finally, a multiplexed UART/SPI option allows using one serial microcontroller interface for shared SPI and UART interfaces.

The device includes on-board 3.3V and 5V linear regulators for low-noise analog/logic supply rails.

The MAX14828 is available in a (4mm x 4mm) 24-pin TQFN package and a (2.5mm x 2.5mm) wafer-level package (WLP) and is specified over the extended -40°C to +125°C temperature range.

Applications


- Industrial sensors
- IO-Link sensors and actuators
- Safety applications

Benefits and Features

- Low Power Dissipation for Small Sensors
 - 1.2Ω (typ) Driver On-Resistance
 - 50mW (typ) Power Dissipation When Driving 100mA Load
- High Configurability and Integration Reduce SKUs
 - · Auxiliary 24V Digital Input
 - Selectable Driver Current: 50mA to 250mA
 - SPI or Pin-Control Interface for Configuration and Monitoring
 - · Multiplexed SPI/UART Interface Option
 - 5V and 3.3V Linear Regulators
 - Optional External Transistor Supports Higher Regulator Loads
 - Integrated LED Drivers
 - · Pin and Software Compatible to MAX14827A
- Robust Communication
 - 65V Absolute Maximum Ratings on Interface and Supply Pins Allows for Flexible TVS Protection
 - Glitch Filters for Improved Burst Resilience and Noise
 - · Thermal Shutdown
 - · Hot-Plug Supply Protection
 - Reverse Polarity Protection of All Sensor Interface Inputs/Outputs
 - -40°C to +125°C Operating Temperature Range

Ordering Information appears at end of data sheet.


Typical Operating Circuit



IO-Link is a registered trademark of Profibus User Organization (PNO). SPI is a trademark of Motorola. Inc.



Functional Diagram



Low-Power, Ultra-Small IO-Link Device Transceiver

Absolute Maximum Ratings

(All voltages referenced to GND, unless otherwise noted.)
V2470V to +65V
REG0.3V to (V ₅ + 16V)
V5, VL0.3V to +6V
V330.3V to (V ₅ + 0.3V)
C/Q, DI MIN: Larger of -70V and (V ₂₄ - 70V) to
MAX: the lower of +70V and $(V_{24} + 70V)$
Logic Inputs:
CS/PP, TXEN, TX, LED1IN,
UARTSEL, CLK/TXEN/200MA, SPI/PIN,
SDI/TX/NPN0.3V to (V _L + 0.3V)
Logic Outputs:
RX, LI, \overline{WU} , SDO/RX/THSH0.3V to (V _L + 0.3V)
IRQ/OC0.3V to +6V
LED1, LED20.3V to (V ₅ +0.3V)

Continuous Current Into GND and V24	±1A
Continuous Current Into C/Q	±500mA
Continuous Current Into V5 and REG	±100mA
Continuous Current Into Any Other Pin	±50mA
Continuous Power Dissipation	
TQFN (derate 27.8mW/°C above +70°C)	2222mW
WLP (derate 22.7mW/°C above +70°C)	1816mW
Operating Temperature Range	40°C to +125°C
Maximum Junction Temperature	Internally Limited
Storage Temperature Range	65°C to +150°C
Soldering Temperature (reflow, TQFN and V	WLP)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

PACKAGE TYPE: 24 TQFN	
Package Code	T2444+4
Outline Number	<u>21-0139</u>
Land Pattern Number	90-0022
THERMAL RESISTANCE, FOUR-LAYER BOARD	
Junction to Ambient (θ _{JA})	36°C/W
Junction to Case (θ_{JC})	3°C/W

PACKAGE TYPE: 25 WLP					
Package Code	W252L2+1				
Outline Number	<u>21-0787</u>				
Land Pattern Number	Refer to Application Note 1891				
THERMAL RESISTANCE, FOUR-LAYER BOARD					
Junction to Ambient (θ _{JA})	44°C/W				

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

DC Electrical Characteristics

 $(V_{24} = 9V \text{ to } 36V, V_5 = 4.5V \text{ to } 5.5V, V_L = 2.5V \text{ to } 5.5V, V_{GND} = 0V; \text{ REG unconnected, all logic inputs at } V_L \text{ or GND}; T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
V ₂₄ Supply Voltage	V ₂₄			9		36	V
V ₂₄ Undervoltage Lockout	V	V ₂₄ rising		6	7.8	9	V
Threshold	V _{24UVLO}	V ₂₄ falling		6	7.2	9	V
V ₂₄ Undervoltage Lockout Threshold Hysteresis	V _{24UVLO_HYST}				570		mV
			C/Q disabled (CQ_Dis = 1)		0.14	0.5	
V ₂₄ Supply Current	l ₂₄	V ₅ powered externally, REG is unconnected	C/Q in push-pull configuration, CL[10] = 11, C/Q is high, no load on C/Q		0.5	0.75	mA
			C/Q in push-pull configuration, CL[10] = 11, C/Q is low, no load on C/Q		0.58	0.85	
V ₂₄ Low-Voltage Warning Threshold	V _{24W}			14.5	16.5	18	V
V ₅ Supply Voltage				4.5		5.5	V
V ₅ Undervoltage Lockout	\/	V ₅ rising		2.8	3.5	4.5	V
Threshold	V _{5UVLO}	V ₅ falling		2.8	3.45	4.5	V
			C/Q disabled (CQ_Dis = 1), V33 disabled (V33_Dis = 1)		0.54	0.85	
V ₅ Supply Current	pply Current		C/Q in push-pull configuration, CL[10] = 11, C/Q is high, V33 enabled, no load on C/Q or V33		0.93	1.4	mA
		LED2	C/Q in push-pull configuration, CL[10] = 11, C/Q is low, V33 enabled, no load on C/Q or V33		1.0	1.4	
V _L Logic-Level Supply Voltage	VL			2.5		5.5	V
V _L Undervoltage Threshold	V _{LUVLO}			0.9	1.7	2.4	V
V _L Logic-Level Supply Current	ΙL	All logic inputs at V _L or GND, all logic outputs unconnected			0.25	3	μA

DC Electrical Characteristics (continued)

 $(V_{24} = 9V \text{ to } 36V, V_5 = 4.5V \text{ to } 5.5V, V_L = 2.5V \text{ to } 5.5V, V_{GND} = 0V; \text{ REG unconnected, all logic inputs at } V_L \text{ or GND}; T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$ (Note 1)

PARAMETER	SYMBOL	CON	IDITIONS	MIN	TYP	MAX	UNITS
5V LINEAR REGULATOR/COI		CONDITIONS		MILLA	115	IVIAA	OMITS
V ₅ Output Voltage	V ₅	REG = V ₅ , no load	d on V5, 9V ≤ V ₂₄ ≤ 60V	4.75	5.00	5.25	V
Load Regulation	ΔV _{5_LDR}	REG = V_5 , 0mA < V_{24} = 24V			0.02	0.2	%
Line Regulation	ΔV _{5_LNR}		= 1mA, V ₂₄ from 9V		0.01	4	mV/V
REG Output Current	I _{REG}	Internal regulator	or external NPN			30	mA
V ₂₄ REG Dropout Voltage	ΔV _{REG}	V ₂₄ = 9V, V ₅ = 4.	5V, I _{REG} = 5mA		2.35		V
REG Open Voltage	V _{REG_OPN}	V ₂₄ = 60V, V ₅ = 4	1.5V, no load on REG	10	13	16	V
V ₅ Capacitance	CV ₅	Allowed capacital connected to V ₅		0.8	1	2	μF
3.3V LINEAR REGULATOR (V	/33)						
V33 Output Voltage	V ₃₃	No load on V33		3.1	3.3	3.5	V
V33 Load Regulation	V _{33_LDR}	0mA < I _{LOAD} < 3	0mA	0	0.4	0.8	%
V33 Capacitance	CV ₃₃	Allowed capacital enabled (Note 2)		0.8	1		μF
C/Q DRIVER							
Driver On Besistance	R _{OH}	High-side enabled, $V_{24} = 24V$, $CL[10] = 11$, $I_{LOAD} = -200$ mA (Note 2) Low-side enabled, $V_{24} = 24V$, $CL[10] = 11$, $I_{LOAD} = +200$ mA (Note 2)			1.25	2.4	Ω
Driver On-Resistance	R _{OL}				1.2 2.4	2.45	12
		SPI/PIN = high,	CL[10] = 00	50	65	82	
		$V_{DRIVER} = (V_{24})$	CL[10] = 01	100	120	150	
		- 3V) or 3V, CL_Dis = 0	CL[10] = 10	200	230	275	
Driver Current Limit	I _{CL}		CL[10] = 11	250	290	350	mA
	02	SPI/PIN = low,	CLK/TXEN/200MA = low	100	120	150	
		V _{DRIVER} = (V ₂₄ – 3V) or 3V	CLK/TXEN/200MA = high	200	230	275	
Driver Peak Current	I _{CL_PEAK}	DC current				490	mA
	-		bled (C/Q_Dis = 1), _Dis = 1), V ₂₄ = 24V, _Q ≤ +60V	-70		+10	
C/Q Leakage Current	ILEAK_CQ C/Q driv	C/Q driver	NPN mode, set to high impedance (TX = low), V _{C/Q} = 24V		19.2		μΑ
		enabled	PNP mode, set to high impedance (TX = high), V _{C/Q} = 0V		0		
C/Q Output Reverse Current	I _{REV_CQ}	C/Q driver enable configuration, V ₂₄ V _{C/Q} = (V ₂₄ + 5V		-100		+1000	μA

DC Electrical Characteristics (continued)

 $(V_{24} = 9V \text{ to } 36V, V_5 = 4.5V \text{ to } 5.5V, V_L = 2.5V \text{ to } 5.5V, V_{GND} = 0V; \text{ REG unconnected, all logic inputs at } V_L \text{ or GND}; T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$ (Note 1)

PARAMETER	SYMBOL	CON	IDITIONS	MIN	TYP	MAX	UNITS
Weak Pulldown Current	1	SPI/ PIN = high, driver disabled	V _{DRIVER} = 5V, CQ_WPD = 1, CQ_ WPU = 0	200	300	400	μΑ
Weak Pulldown Current	l _{PD}	(CQ_Dis = 1)	V _{DRIVER} = 24V, CQ_WPD = 1, CQ_ WPU = 0	200	470	1000	μΑ
Weak Pullup Current	I _{PU}	SPI/PIN = high, driver disabled (CQ_Dis = 1), VDRIVER = V ₂₄ - 5V	CQ_WPU = 1, CQ_ WPD = 0	-400	-300	-200	μА
C/Q, DI RECEIVER							
Input Voltage Range	V _{IN}	For valid RX logic		V ₂₄ - 65		+65	V
		C/Q driver	V ₂₄ > 18V	11	11.8	12.5	V
C/Q, DI Input Threshold High	V _{TH}	disabled	V ₂₄ < 18V	59	65.5	72	% of V ₂₄
	V _{TL}	C/Q driver disabled	V ₂₄ > 18V	9	9.8	10.5	V
C/Q, DI Input Threshold Low			V ₂₄ < 18V	45	54.5	63	% of V ₂₄
		C/Q driver V ₂₄ > 18V			2		V
C/Q, DI Input Hysteresis	V _{HYS_CQ}	disabled	V ₂₄ < 18V		11		% of V ₂₄
C/Q Input Capacitance	C _{IN_CQ}	Driver disabled, v	· · ·		90		pF
DI Input Capacitance	C _{IN_DI}	f = 100kHz			10		pF
C/O Input Current	lu	C/Q driver disabled (CQ_Dis = 1),	$-5V \le V_{C/Q} \le (V_{24} + 5V)$	-10		+30	
C/Q Input Current	IIN_CQ	C/Q receiver enabled, V ₂₄ = 24V	(V ₂₄ - 65V) ≤ V _{C/Q} ≤ +60V	-70		+70	μΑ
DI Leakage Current	I _{LEAK_DI}	DI receiver disabled (DI_Dis = 1), $V_{24} = 24V$, ($V_{24} - 65V$) $\leq V_{DI} \leq +60V$		-40		+150	μА
		DI receiver	-5V ≤ V _{DI} ≤ (V ₂₄ +5V)	-10		+35	
DI Input Current	l _{IN} DI	enabled, V ₂₄ = 24V	(V ₂₄ - 65V) ≤ V _{DI} ≤ +60V	-40		+200	μA

DC Electrical Characteristics (continued)

 $(V_{24} = 9V \text{ to } 36V, V_5 = 4.5V \text{ to } 5.5V, V_L = 2.5V \text{ to } 5.5V, V_{GND} = 0V; \text{ REG unconnected, all logic inputs at } V_L \text{ or GND}; T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS			
LOGIC INPUTS (CS/PP, TXEN, TX, LED1IN, CLK/TXEN/200MA, SPI/PIN, SDI/TX/NPN)									
Logic Input Voltage Low	V _{IL}				0.2 x V _L	V			
Logic Input Voltage High	V _{IH}		0.8 x V _L			V			
Logic Input Leakage Current	I _{LEAK}	Logic input = GND or VL	-1		+1	μΑ			
LOGIC OUTPUTS (RX, LI, WU	, IRQ/OC, SDO/R	X/THSH)							
Logic Output Voltage Low	V _{OL}	I _{OUT} = -5mA			0.4	V			
Logic Output Voltage High	V _{OH}	I _{OUT} = 5mA	V _L - 0.4			V			
IRQ/OC Open-Drain Leakage Current	I _{LK_OD}	IRQ/OC high impedance, IRQ/OC = GND or VL	-1		+1	μΑ			
SDO Leakage Current	I _{LK_SDO}	SPI/PIN = high, CS/PP = high, SDO/ RX/THSH = GND or VL	-1		+1	μΑ			
RX, LI Leakage Current	I _{LK_RX}	SPI/PIN = high, DI_Dis = 1, RX_Dis = 1, RX/LI = GND or VL	-1		+1	μΑ			
LED DRIVERS (LED1, LED2)									
LED Output Voltage Low	V _{LEDOL}	I _{OUT} = -5mA			0.4	V			
LED Output Voltage High	V_{LEDOH}	I _{OUT} = 10mA	V ₅ - 0.4			V			
THERMAL MANAGEMENT									
Thermal Warning Threshold	T _{WRN}	Die junction temperature rising, TempW and TempWInt bits are set		+140		°C			
Thermal Warning Threshold Hysteresis	T _{WRN_HYS}	Die junction temperature falling, TempW bit cleared		15		°C			
Per-Driver Thermal Shutdown Temperature	T _{SHUT_D}	Driver temperature rising, temperature at which the driver is turned off		+160		°C			
Per-Driver Thermal Shutdown Temperature Hysteresis	T _{SHUT_DHYS}	Driver temperature falling		15		°C			
IC Thermal Shutdown	T _{SHUT_IC}	Die temperature rising, ThShut and ThuShutInt bits are set		+170		°C			
IC Thermal-Shutdown Hysteresis	T _{SHUT_ICHYS}	Die temperature falling, ThShut bit is cleared		15		°C			

AC Electrical Characteristics

(V_{24} = 18V to 30V, V_5 = 4.5V to 5.5V, V_L = 2.5V to 5.5V, V_{GND} = 0V, REG unconnected, all logic inputs at V_L or GND, T_A = -40°C to +125°C, unless otherwise noted. Typical values are at V_{24} = 24V, V_5 = 5V, V_L = 3.3V, and T_A = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNITS
C/Q DRIVER							
Driver Low-to-High Propagation	4	Push-pull and PNP co	nfiguration, Figure1		0.21	0.45	
Delay	t _{PDLH_PP}	NPN configuration, Fig	gure 1		0.16		μs
Driver High-to-Low Propagation		Push-pull and NPN co	nfiguration, Figure1		0.47	0.7	
Delay	t _{PDHL_PP}	PNP configuration, Fig	gure 1		0.28		μs
Driver Skew	t _{SKEW}	Push-pull configuration	, Figure 1	-0.4		+0.4	μs
Driver Rise Time	t _{RISE}	Push-pull and PNP co	nfiguration, Figure 1		0.17	0.4	μs
Driver Fall Time	t _{FALL}	Push-pull and NPN co	nfiguration, Figure 1		0.17	0.4	μs
Driver Enable Time High	t _{ENH}	Push-pull and PNP co	nfiguration, Figure 2		0.19	0.5	μs
Driver Enable Time Low	t _{ENL}	Push-pull and NPN co	nfiguration, Figure 3		0.44	0.7	μs
Driver Disable Time High	t _{DISH}	Push-pull and PNP co	nfiguration, Figure 2		1.8	3	μs
Driver Disable Time Low	t _{DISL}	Push-pull and NPN co	nfiguration, Figure 3		1.5	3	μs
C/Q, DI RECEIVER (Figure 4)							
C/Q Receiver Low-to-High	4	SPI/PIN = high or low,	CQFiI = 0	0.85	1.3	2.1	
Propagation Delay	tPRLH_CQ	SPI/PIN = high, CQFil = 1		0.2	0.3	0.5	μs
C/Q Receiver High-to-Low		SPI/PIN = high or low, CQFiI = 0		0.85	1.3	2.1	
Propagation Delay	tPRHL_CQ	SPI/PIN = high, CQFil	= 1	0.2	0.3	0.5	μs
DI Receiver Low-to-High Propagation Delay	t _{PRLH_DI}			1.3	2.2	3.5	
DI Receiver High-to-Low Propagation Delay	t _{PRHL_DI}			1.3	2.2	3.5	μs
DRIVER CURRENT LIMITING							
			CL_BL[10] = 00		0.128		
		SPI/ PIN = high	CL_BL[10] = 01	0.5			
Blanking Time	t _{CL_ARBL}	SFI/FIN - High	CL_BL[10] = 10				ms
			CL_BL[10] = 11	5			
		SPI/PIN = low			0.128		
			TAr[10] = 00		50		
Autorotry Daried	+	SPI/ PIN = high,	TAr[10] = 01		100		ma
Autoretry Period	t _{CL_ARP}	ArEn = 1 (Note 3)	TAr[10] = 10		200		ms
			TAr[10] = 11		500		

AC Electrical Characteristics (continued)

 $(V_{24} = 18V \text{ to } 30V, V_5 = 4.5V \text{ to } 5.5V, V_L = 2.5V \text{ to } 5.5V, V_{GND} = 0V, REG unconnected, all logic inputs at V_L or GND, T_A = -40°C to +125°C, unless otherwise noted. Typical values are at V₂₄ = 24V, V₅ = 5V, V_L = 3.3V, and T_A = +25°C, unless otherwise noted.) (Note 1)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS		
WAKE-UP DETECTION (Figure 5)								
Wake-Up Input Minimum Pulse Width	t _{WUMIN}	C _L = 3nF	55	66	75	μs		
Wake-Up Input Maximum Pulse Width	t _{WUMAX}		85	95	110	μs		
WU Output Low Time	t _{WUL}	Valid wake-up condition on C/Q	100	200	300	μs		
SPI TIMING (CS/PP, CLK/TXEN/2	00MA, SDI/T	X/NPN, SDO/RX/THSH) (Figure 6)						
Maximum SPI Clock Frequency			12.5			MHz		
CLK/TXEN/200MA Clock Period	t _{CH+CL}		80			ns		
CLK/TXEN/200MA Pulse-Width High	t _{CH}		40			ns		
CLK/TXEN/200MA Pulse-Width Low	t _{CL}		40			ns		
CS/PP Fall to CLK/TXEN/200MA Rise Time	t _{CSS}		20			ns		
CLK/TXEN/200MA Rise to CS/ PP Rise Hold Time	t _{CSH}		40			ns		
SDI/TX/NPN Hold Time	t _{DH}		10			ns		
SDI/TX/NPN Setup Time	t _{DS}				25	ns		
Output Data Propagation Delay	t _{DO}				20	ns		
SDO/RX/THSH Rise and Fall Times	t _{FT}				20	ns		
Minimum CS/PP Pulse	t _{CSW}				10	ns		

Note 1: All devices are 100% production tested at T_A = +25°C. Limits over the operating temperature range are guaranteed by design.

Note 2: Not production tested. Guaranteed by design.

Note 3: Autoretry functionality is not available in pin-mode.




Figure 1. C/Q Driver Propagation Delays and Rise/Fall Times




Figure 2. C/Q Driver Enable Low and Disable High Timing with External Pullup Resistor




Figure 3. C/Q Driver Enable High and Disable Low Timing




Figure 4. C/Q and DI Receiver Propagation Delays




Figure 5. Wake-Up Detection Timing







Figure 6. SPI Timing Diagram


Typical Operating Characteristics


 $(V_{24} = 24V, V_L = V_{33}, REG is shorted to V5, C/Q in push-pull configuration, T_A = +25°C, unless otherwise noted.)$



















Typical Operating Characteristics (continued)


 $(V_{24} = 24V, V_L = V_{33}, REG is shorted to V5, C/Q in push-pull configuration, T_A = +25°C, unless otherwise noted.)$





Typical Operating Characteristics (continued)


 $(V_{24} = 24V, V_L = V_{33}, REG is shorted to V5, C/Q in push-pull configuration, T_A = +25°C, unless otherwise noted.)$





















Typical Operating Characteristics (continued)

 $(V_{24} = 24V, V_L = V_{33}, REG \text{ is shorted to V5, C/Q in push-pull configuration, } T_A = +25^{\circ}C, \text{ unless otherwise noted.})$










Pin Configuration



Pin Description

PII	V				FUNCTION	
TQFN	WLP	NAME	PIN DESCRIPTION	PARALLEL MODE (SPI/PIN = High)	MULTIPLEXED MODE (SPI/PIN = High)	PIN MODE (SPI/PIN = Low)
				UARTSEL = Low	UARTSEL = High	
1	E1	CS/PP	CS/PP Logic Input	SPI active-low chip-select input. Drive CS/PP low to start the SPI read/write cycle. Drive CS/PP high to end the SPI cycle. UART interface is enabled on RX, TX, and TXEN.	SPI chip-select and UART signal select input. When $\overline{\text{CS}}/\text{PP}$ is high, the SPI interface is disabled and UART interface mode is enabled on the SDO/RX/THSH, SDI/TX/NPN, and CLK/TXEN/200MA logic pins.	Push-pull select input. Drive $\overline{\text{CS}}/\text{PP}$ high to enable push-pull mode for the C/Q and DO drivers. Drive $\overline{\text{CS}}/\text{PP}$ low to select PNP or NPN operation for the drivers.
2	D1	RX	C/Q Receiver Logic Output	RX is the inverse logic of C/Q. RX can be disabled with the SPI interface. RX is high impedance when Rx_Dis = 1.		RX is the inverse logic of C/Q. RX is always active.

Pin Description (continued)

PII	N				FUNCTION	
TQFN	WLP	NAME	PIN DESCRIPTION	PARALLEL MODE (SPI/PIN = High)	MULTIPLEXED MODE (SPI/PIN = High)	PIN MODE (SPI/PIN = Low)
				UARTSEL = Low	UARTSEL = High	
3	C2	TXEN	C/Q Driver Enable Logic Input	Drive TXEN high to enable the C/Q driver. See Table 1.	With $\overline{\text{CS}}/\text{PP}$ low and ENMPX = 0, drive TXEN high to enable C/Q.	Drive TXEN high to enable the C/Q driver. Drive TXEN low to disable the C/Q driver and enable the C/Q receiver.
4	C1	TX	C/Q Driver Communication Input	The logic on the C/Q output is the inverse logic level of the signal on the TX input. See Table 1.	With CS/PP low and ENMPX = 0, the logic on the C/Q output is the inverse logic level of the signal on the SDI/TX/NPN input. Signals on TX are ignored. See the Mode Selection table.	The logic on the C/Q output is the inverse logic level of the signal on the TX input when TXEN is high.
5	B1	V5	5V Power- Supply Input/ Output	5V must be present on V5 for normal operation. Bypass V5 to GND with a 1μF capacitor. V5 can be supplied by the internal 5V linear regulator or by an external regulator. To use the internal regulator, connect V5 to REG, or to the emitter of an external NPN transistor. To bypass the internal regulator, connect an external 5V supply directly to V5.		
6	B2	REG	5V Regulator Control Output	the base of an exter	inear regulator, connect RE nal NPN pass transistor. Le ternal 5V supply to bypass	ave REG unconnected and
7	В3	LED1	LED Driver Output 1	the LED to limit the LED current. LED1 can be controlled by driving the LED1IN high or low, or through the SPI interface. Set the LED1b bit high to turn on the LED, clear the LED1b bit to turn off the LED. Alternatively, drive the LED1N input high to turn on the LED drive.		LED1 is a 5V logic output. Connect a current-limiting resistor in series between LED1 and the LED to limit the LED current. Drive the LED1IN input high to turn on the LED, drive LED1IN low to turn off the LED.
_	C3	LED2	LED Driver Output 2	I the LED to limit the LED current. Set the		LED2 cannot be controlled in pin-mode. LED2 is off.

Pin Description (continued)

PII	V		-		FUNCTION			
TQFN	WLP	NAME	PIN DESCRIPTION	PARALLEL MODE (SPI/PIN = High)	MULTIPLEXED MODE (SPI/PIN = High)	PIN MODE (SPI/PIN = Low)		
				UARTSEL = Low	UARTSEL = High			
8, 11	A1, A4	C/Q	C/Q Transceiver Output/ Input	through the SPI int enable the C/Q driv output is the invers	logic input/output pins or erface. Drive TXEN high to ver. The logic on the C/Q e logic-level of the signal is the logic inverse of C/Q.	Drive TXEN high to enable the C/Q driver. The logic on the C/Q output is the inverse logic-level of the signal in the TX input. RX is the logic inverse of C/Q. Configure the C/Q driver with the pin-mode inputs. Connect the two C/Q pins together.		
9	A2	V24	Power-Supply Input	Bypass V24 to GN possible.	D with a 0.1μF ceramic capa	citor as close to the device as		
10	A3	GND	Ground					
12	A5	DI	DI Receiver Input	output or through the	n be monitored on the LI ne SPI interface. The LI e logic-level of the signal on act a 1 k Ω resistor in series	The LI output is the inverse logic-level of the signal on the DI input. The DI receiver cannot be disabled in pin-mode. Connect a $1k\Omega$ resistor in series with the DI pin.		
13	B4	V33	3.3V Linear Regulator Output	close to the IC as p	D with a 1µF capacitor as ossible. The V33 regulator ough the SPI interface.	Bypass V33 to GND with a 1µF capacitor as close to the IC as possible. V33 cannot be disabled in pinmode.		
14	B5	VL	Logic-Level Supply Input		ogic levels on all of the logic / to 5.5V on VL. Bypass VL to capacitor.	inputs and outputs. Apply a ο GND with a 0.1μF ceramic		
15	C5	LI	DI Receiver Logic Output	the signal on the D	e inverse logic-level of I input. Disable the LI SPI interface. LI is high ne DI_Dis bit is set.	The LI output is the inverse logic-level of the signal on the DI input. LI cannot be disabled in pin-mode.		
16	C4	UARTSEL	UART Interface Select Logic Input	Drive UARTSEL low to use RX, TX, and TXEN for UART signaling. When $\overline{\text{CS}}/\text{PP}$ is high, use SDO/RX/THSH, SDI/TX/NPN, and CLK/TXEN/200MA for UART signaling.		UARTSEL is inactive when SPI/PIN is low.		
17	D5	I.C.	Internally Connected	Internally connected. Connect to GND or VL.				

Pin Description (continued)

PII	N				FUNCTION	
TQFN	WLP	NAME	PIN DESCRIPTION	PARALLEL MODE (SPI/PIN = High)	MULTIPLEXED MODE (SPI/PIN = High)	PIN MODE (SPI/PIN = Low)
				UARTSEL = Low	UARTSEL = High	
18	D4	WU	Wake-Up Request Push- Pull Output	WU asserts low for detected on the C	or 200µs when an IO-Link 80µ /Q line.	us wake-up condition is
19	E5	LED1IN	LED1 Driver Logic Input	the LED1 driver. T	n or low to enable/disable The LED1 driver can also ugh the SPI interface. See	Drive LED1IN high to turn on the LED connected to LED1. Drive LED1IN low to turn the LED driver off.
20	E4	ĪRQ/OC	Open-Drain Interrupt/ Over-current Output		when any bit in the ster is set. IRQ/OC ne INTERRUPT register is	IRQ/OC asserts low when the load current on the C/Q or DO output exceeds the set current limit.
21	D3	SDO/ RX/ THSH	SPI Serial Data Output/ RX Logic Output/ Thermal Shutdown Indicator	SPI serial data output	When CS/PP is high, the SPI interface is disabled and UART interface mode is enabled. SDO/RX/THSH is the logic inverse of C/Q.	SDO/RX/THSH asserts low when the IC enters thermal shutdown. SDO/RX/THSH deasserts when the device returns to normal operation.
22	E3	CLK/ TXEN/ 200MA	SPI Clock Input/ UART TXEN Input/ Current Limit Setting Input	SPI clock input	When CS/PP is high, the SPI interface is disabled and UART interface mode is enabled. Drive CLK/TXEN/200MA high to enable the C/Q driver.	Drive CLK/TXEN/200MA high to enable a 200mA current limit on the C/Q and DO driver outputs. Drive CLK/TXEN/200MA low to set the current limit for the driver outputs to 100mA.
23	D2	SPI/PIN	SPI or Pin-Mode Select Input	Drive SPI/PIN hig for pin-mode oper	h for SPI or UART interface o ation.	peration. Drive SPI/PIN low
24	E2	SDI/TX/ NPN	SPI Serial Data Input/ TX Logic Input/ NPN Driver Mode Select Input	SPI serial data input When CS/PP is high, the SPI interface is disabled and UART interface mode is enabled. Drive SDI/TX/NPN to switch C/Q. C/Q is the logic inverse of the SDI/TX/NPN input.		Drive SDI/TX/NPN high to set the C/Q and DO driver outputs in NPN mode. Drive SDI/TX/NPN low to set the driver outputs in PNP mode. SDI/TX/NPN is ignored when the CS/PP input is high.
EP	_	EP	Exposed pad. Cor	nnect to ground. Not	intended as the main ground	connection.

Table 1. C/Q Control

CDI/DIN	TVEN	TV	CO Dia	60.0		C/Q OUTPUT			
SPI/PIN	TXEN	TX	CQ_Dis	CQ_Q	NPN MODE	PNP MODE	PP MODE		
	L	Х	_	_	Z	Z	Z		
L	Н	L	_	_	Z	Н	Н		
	П	П	П	Н	_	_	L	Z	L
	ı	Х	0	0	Z	Z	Z		
	L	Х	0	1	Z	Н	Н		
H		L	0	X	Z	Н	Н		
П	н	Н	0	0	L	Z	L		
		Н	0	1	Z	Н	Н		
	Х	Х	1	X	Z	Z	Z		

X = Don't care, Z = High impedance

Table 2. LED1 Configuration

LED1IN	LED1b BIT	LED1 DRIVER STATUS				
	0	OFF				
L	1	ON				
н	0	ON				
П	1	ON				

Table 3. Driver NPN, PNP, PP Selection in Pin Mode

SPI/PIN	CS/PP	SDI/TX/NPN	C/Q DRIVER MODE		
L	L	L	PNP		
L	L	Н	NPN		
L	Н	L	PUSH-PULL		
L	Н	Н	PUSH-PULL		
Н	Х	Х	C/Q mode is set with the SPI interface		

Low-Power, Ultra-Small IO-Link Device Transceiver

Detailed Description

The MAX14828 is an industrial sensor output driver/IO-Link device transceiver. The IC integrates the high voltage functions commonly found in sensors, including a single 24V line driver and two on-board linear regulators (LDOs). The MAX14828 can be configured and monitored either through the SPI interface or by setting logic interface pins. The MAX14828 features multiple programmable functions that allow the user to optimize operation and power dissipation for various loads and application scenarios.

The integrated 3.3V and 5V LDOs provide the power needed for low noise analog and logic supply rails.

SPI, UART, or Pin-Mode Interface

Pin Mode

The MAX14828 provides a selectable SPI or pin interface to configure and monitor device operation. Drive the SPI/PIN input high to use the SPI. Drive SPI/PIN low to use the pin interface (pin-mode control).

When operating in pin mode, the following functionality is set and cannot be changed:

- RX and DI are enabled (cannot be disabled)
- · RX deglitch filter is enabled
- · Weak pull-ups/pull-downs on C/Q are disabled
- · Autoretry functionality is disabled
- The blanking time on C/Q is 128µs

SPI Operation (Parallel Operating Mode)

When the MAX14828 is operated in SPI mode, an external UART can be connected to separate UART interface pins (TX, RX, TXEN). This is called the parallel SPI/UART operating mode. This is the common approach used when the microcontroller offers a UART and a separate SPI port in the Typical Operating Circuit. Drive UARTSEL low for operation in parallel mode.

SPI Operation (Multiplexed Mode)

In cases where only one microcontroller serial port is available with both SPI and UART functions, the MAX14828 can be operated in multiplexed SPI/UART mode. This is feasible in IO-Link operation due to the defined idle times in the IO-Link cycle time. In multiplexed mode, the UART and SPI pins are shared. Two operating modes are available in multiplexed mode, as selected by the ENMPX bit.

When ENMPX = 0, UART and SPI operation are selected by setting the \overline{CS}/PP input. In this mode the SPI interface is active when \overline{CS}/PP is low and UART operation when \overline{CS}/PP is high.

When ENMPX = 1, UART and SPI operations are selected by setting the UARTSEL input. To avoid glitches on C/Q, CLK/TXEN/200MA and SDI/TX/NPN are sampled on the falling edge of UARTSEL in this mode. See $\underline{\text{Mode}}$ Selection Table for more information.

When entering multiplexed mode, set TXEN low and TX high to disable the driver.

IRQ/OC is active in both multiplexed modes during UART communication.

24V Interface

The MAX14828 features an IO-Link transceiver interface tolerant of voltages from (V_{24} -70V) to +65V. This is the 24V interface and includes the C/Q input/output (C/Q), the logic-level digital input (DI), and the V24 supply.

The MAX14828 features a selectable push-pull, high-side (PNP), or low-side (NPN) switching driver at C/Q.

Configurable Drivers (Pin Mode)

In pin mode, use SDI/TX/NPN and $\overline{\text{CS}}/\text{PP}$ inputs to configure the C/Q driver in push-pull, PNP, or NPN modes (Table 3). In this mode, toggle TXEN and TX to switch the C/Q output.

Configurable Drivers (SPI Mode)

Set the bits in the CQConfig register to configure the C/Q driver, enable/disable the weak pull-up and pull-down currents on C/Q. The C/Q driver can be disabled by setting the CQ_Dis bit. The driver output is high impedance and power dissipation is reduced when this bit is set. See the *Register Functionality* section for more information on configuring the C/Q driver.

For IO-Link operation, TX, TXEN, and RX are the UART interface to control C/Q communication. Set CQ_Dis = CQ_Q = 0 and drive TX and TXEN inputs for C/Q driver control.

Register bits can also be used to control the C/Q driver for lower rate switching. For bit control, drive TXEN and TX high and use the CQ_Q bit to control the C/Q driver state. The CQ_Dis bit is used to enable/disable the driver in this mode.

C/Q Driver Enable/Disable

In pin-mode, the C/Q driver is enabled/disabled with the TXEN input. Drive TXEN high to enable the C/Q driver. C/Q is the logic inverse of the TX input.

In SPI mode, the C/Q driver can also be enabled/disabled, configured, and controlled in the CQConfig register.

IO-Link is a registered trademark of Profibus User Organization (PNO). SPI is a trademark of Motorola, Inc.

C/Q Current Limit

The C/Q driver is optimized for driving large capacitive loads and dynamic impedances like incandescent lamps. In pin-mode, the driver current limit is selectable by setting the CLK/TXEN/200MA input high or low. Set CLK/TXEN/200MA low for 100mA maximum load current. Set CLK/TXEN/200MA high for a 200mA maximum load current.

In SPI operation, the maximum driver current limit is selectable as 50mA, 100mA, 200mA, or 250mA by setting the CL1 and CL0 bits in the CURRLIM register.

C/Q Driver Fault Detection

The MAX14828 senses a fault condition on the C/Q driver when it detects a short-circuit for longer than the blanking time. A short condition exists when the C/Q driver's load current exceeds the current limit. In SPI mode, both the current limit and blanking time may be configured.

In pin-mode, the $\overline{\text{IRQ}/\text{OC}}$ output asserts low when a short circuit fault occurs on C/Q. In SPI mode, the C/QFault and C/QFaultInt bits are set and $\overline{\text{IRQ}/\text{OC}}$ asserts.

When a short-circuit event occurs on C/Q, the driver can either be set to continue supplying the selected current until the device enters thermal shutdown or to enter autoretry mode when an overcurrent event occurs. In autoretry mode the driver is automattically disabled after the current blanking time and is then re-enabled.

C/Q Receiver Output (RX)

RX is the output of the C/Q receiver. RX is the inverse logic of the C/Q input.

In pin-control mode, the C/Q receiver is always on.

In SPI mode, the receiver can be disabled by setting the Rx_Dis bit in the CQConfig register. RX is high impedance when Rx_Dis is set. Note that the CQLvI bit in the Status register is invalid when the Rx_Dis bit is set.

When operating in multiplexed mode, SDO/RX/THSH is the output of the C/Q receiver. In this mode, SDO/RX/THSH is high impedance when $\overline{\text{CS}}/\text{PP}$ is high and Rx_Dis bit is set.

C/Q Receiver Threshold

The IO-Link standard defines device operation with a sensor supply between 18V and 30V. Industrial sensors, however, commonly operate with supply voltages as low as 9V. The MAX14828 C/Q receiver supports operation with lower supply voltages by scaling the receiver thresholds when V24 is less than 18V ($V_{24} < 18V$).

Reverse-Polarity Protection

The MAX14828 is protected against reverse-polarity connections on V24, C/Q, DI, and GND. Any combination of these pins can be connected to DC voltages up to 65V (max), resulting in a current flow of less than 1mA.

Ensure that the maximum voltage between any of these pins does not exceed 65V.

Driver Short-Circuit Detection

The MAX14828 monitors the C/Q driver output for overcurrent and driver overheating conditions.

In pin-mode, the driver short-circuit current limit is set with the CLK/TXEN/200mA input. IRQ/OC asserts when an overcurrent or overheating condition occurs on the C/Q driver. IRQ/OC deasserts when the overcurrent or overheating condition is removed.

In SPI mode, the current limit for the driver is set using the CL1 and CL0 bits in the CURRLIM register. When an overcurrent or overheating condition occurs on C/Q, the CQFault and CQFaultInt bits are set and $\overline{\text{IRQ}/\text{OC}}$ asserts. The CQFault bit is cleared as soon as the overcurrent or overheating condition on the C/Q driver is removed. $\overline{\text{IRQ}/\text{OC}}$ deasserts and the CQFaultInt bit is cleared only when the INTERRUPT register is read.

5V and 3.3V Linear Regulators

The MAX14828 includes two internal regulators to generate 5V (V5) and 3.3V (V33).

The V5 regulator is capable of driving external loads up to 30mA, including device and 3.3V LDO current consumption. To drive larger loads, use an external pass transistor to generate the required 5V. When using an external transistor, connect REG to the base of the transistor to regulate the voltage and connect V5 to the emitter (Figure 10).

When the internal 5V linear regulator is not used, V5 is the supply input for the internal analog and digital functions and must be supplied externally. Ensure that V5 is present for normal operation.

The 3.3V regulator is capable of driving external loads up to 30mA. In SPI mode, the 3.3V LDO can be enabled/ disabled by setting the V33Dis bit in the Mode register.

V5 and V33 are not protected against short circuits.

Power-Up

The C/Q driver output is high impedance when V24, V5, VL, and/or V33 voltages are below their respective undervoltage thresholds during power-up.

The drivers are automatically disabled if V24, V5, or VL falls below its threshold.

Low Voltage and Undervoltage Detection

In SPI mode, the device monitors the V24 supply for low voltage and undervoltage conditions. Low voltage warnings must be enabled in the MODE register.

When V₂₄ falls below the 16V (typ) low-voltage warning threshold, the V_{24W} bit in the STATUS register is set. If V_{24WEn} is set to 1, the V_{24WInt} interrupt bit is also set and $\overline{\text{IRQ/OC}}$ asserts.

When V24 falls below the 7.4V (typ) undervotlage lockout (UVLO) threshold, the UV24 bit in the STATUS register is set. Similarly, the UV24Int bit in the INTERRUPT register is set and $\overline{IRQ/OC}$ asserts. UVLO monitoring and interrupts cannot be disabled.

Wake-Up Detection

The MAX14828 detects an IO-Link wake-up condition on the C/Q line in push-pull, high-side (PNP), or low-side (NPN) operation modes. A wake-up condition is detected when the C/Q output is shorted for $80\mu s$ (typ). \overline{WU} pulses low for $200\mu s$ (typ) when the device detects a wake-up pulse on C/Q (Figure 5).

In SPI mode, the WuInt bit in the INTERRUPT register is set and $\overline{IRQ}/\overline{OC}$ asserts when an IO-Link wake-up event is detected.

Wake-up detection can be disabled in SPI mode by setting the WU_Dis bit in the MODE register to 1. Wake-up detection cannot be disabled in pin-mode.

The device includes a wake-up detection algorithm to avoid false wake-up detection on C/Q. The false wake-up blanking time is defined by the current limit blanking time. In pin-mode, this is 128µs. In SPI-mode, this is set by the CL BL0 and CL BL1 bits in the CURRLIM reigster.

Thermal Protection and Considerations

The internal LDOs and the driver can generate more power than the package for the device can safely dissipate. Ensure that the driver and LDO loading is less than the package can dissipate. Total power dissipation for the device is calculated using the following equation:

where $P_{C/Q}$ is the power generated in the C/Q driver, P_{V5} and P_{V33} are the power generated by the LDOs, P_{24} is the quiescent power generated by the device, and P_{PU} and P_{PD} are the power generated in the C/Q weak pullup/pulldown current source/sink, respectively.

Ensure that the total power dissipation is less than the limits listed in the *Absolute Maximum Ratings* section.

Use the following to calculate the power dissipation (in

mW) due to the C/Q driver:

$$P_{C/O} = [I_{C/O}(max)]^2 \times R_O$$

where RO driver on-resistance.

Calculate the power dissipation in the 5V LDO, V_5 , using the following equation:

$$P_5 = (V_{24} - V_5) \times I_5$$

where I_5 includes the I_{33} current sourced from V33.

Calculate the power dissipated in the 3.3V LDO, V33, using the following equation:

$$P_{33} = 1.7V \times I_{LOAD33}$$

Calculate the quiescent power dissipation in the device using the following equation:

$$P_{24} = I_{24}(max) \times V_{24}(max)$$

If the weak current sinks/sources are enabled, calculate their associated power dissipation as:

$$\begin{split} & P_{PD} = I_{PD}(max) \times V_{C/Q} \ (max) \\ & P_{PU} = I_{PU}(max) \times [V_{24} - V_{C/Q}](max) \end{split}$$

Overtemperature Warning

In SPI mode, the device generates interrupts when the junction temperature of the C/Q driver exceeds +140°C (typ) warning threshold. The TempW bit in the STATUS register is set and the TempWInt in the INTERRUPT register is set and $\overline{IRQ/OC}$ asserts under these conditions.

The TempW bit is cleared when the die temperature falls to +125°C. The INTERRUPT register must be read to clear the TempWInt bit and deassert $\overline{IRQ/OC}$.

The device continues to operate normally unless the die temperature reaches the +165°C thermal shutdown threshold, when the device enters thermal shutdown.

The device does not generate overtemperature warnings when operating in pin-mode.

Thermal Shutdown

The C/Q driver and the V5 and V33 regulators are automatically switched off when the junction temperature exceeds the +165°C (typ) thermal shutdown threshold. SPI communication and and the internal regulators are not disabled during thermal shutdown. In SPI mode, the ThShut bit in the STATUS register and the ThShutInt in the INTERRUPT register are set.

Regulators are automatically switched on when the internal die temperature falls below the thermal shutdown threshold plus hysteresis. If the internal V5 regulator is used, the internal registers return to their default state when the V5 regulator is switched back on.

Mode Selection Table

OPERATING MODE	SPI/ PIN	UARTSEL	ENMPX BIT	CS/PP	PIN NAME	PIN FUNC- TION	FUNCTION
					SDI/TX/NPN	NPN	Parallel configuration/monitoring
					SDO/RX/THSH	THSH	Parallel configuration/monitoring
					CLK/TXEN/200MA	200MA	Parallel configuration/monitoring
					CS/PP	PP	Parallel configuration/monitoring
PIN	L	X	×	LOW	ĪRQ/OC	<u>OC</u>	Parallel configuration/monitoring
	_		^	HIGH	RX	C/Q RX	Parallel configuration/monitoring/ UART communication
					TX	C/Q TX	Parallel configuration/monitoring/ UART communication
					TXEN	C/Q TXEN	Parallel configuration/monitoring/ UART communication
					SDI/TX/NPN	SDI	SPI configuration/monitoring
PARALLEL UART + SPI		L	0		SDO/RX/THSH	SDO	SPI configuration/monitoring
					CLK/TXEN/200MA	CLK	SPI configuration/monitoring
	Н			LOW OR HIGH	CS/PP	CS	SPI configuration/monitoring
	' '				ĪRQ/OC	ĪRQ	SPI configuration/monitoring
					RX	C/Q RX	UART communication
					TX	C/Q TX	UART communication
					TXEN	C/Q TXEN	UART communication
					SDI/TX/NPN	SDI	SPI configuration/monitoring
					SDO/RX/THSH	SDO	SPI configuration/monitoring
					CLK/TXEN/200MA	CLK	SPI configuration/monitoring
				L	CS/PP	LOW	SPI configuration/monitoring
				-	ĪRQ/OC	ĪRQ	SPI configuration/monitoring
					RX	C/Q RX	UART communication
					TX	C/Q TX	UART communication
MULTIPLEXED		H			TXEN	C/Q TXEN	UART communication
UART/SPI	H	[0		SDI/TX/NPN	C/Q TX	UART communication
					SDO/RX/THSH	C/Q RX	UART communication
					CLK/TXEN/200MA	C/Q TXEN	UART communication
					CS/PP	HIGH	
				Н	ĪRQ/OC	ĪRQ	SPI configuration/monitoring
					RX	C/Q RX	Active
					TX	C/Q TX	Ignored
					TXEN	C/Q TXEN	Ignored

Mode Selection Table (continued)

OPERATING MODE	SPI/ PIN	UARTSEL	ENMPX Bit	CS/PP	PIN NAME	PIN FUNCTION	FUNCTION	
					SDI/TX/NPN	SDI	SPI configuration/monitoring	
					SDO/RX/THSH	SDO	SPI configuration/monitoring	
					CLK/TXEN/200MA	CLK	SPI configuration/monitoring	
					CS/PP	CS	SPI configuration/monitoring	
		0			ĪRQ/OC	ĪRQ	SPI configuration/monitoring	
					RX		Active	
					TX		Ignored	
MULTIPLEXED	Н		1	LOW	TXEN		Ignored	
UART/SPI] '	HIGH	H SDI/TX/NPN C/Q TX UART communication		UART communication	
					SDO/RX/THSH	C/Q RX	UART communication	
					CLK/TXEN/200MA	C/Q TXEN	UART communication	
		1			CS/PP		Not used	
					ĪRQ/OC	ĪRQ	SPI monitoring	
					RX		Active	
					TX		Ignored	
					TXEN		Ignored	

Register Functionality

The MAX14828 has seven 8-bit-wide registers for configuration and monitoring (Table 4).

Table 4. Register Summary

REGISTER	ADD	R/W	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
INTERRUPT	00h	R	ThShutInt	WuInt	_	CQFaultInt	V24WInt	UV24Int	-	TempWInt
STATUS	01h	R	ThShut	DiLvl	_	CQFault	V24W	UV24	CQLvI	TempW
MODE	02h	R/W	RST	WU_Dis	V33_Dis	ENMPX	V24WEn	CQFil	LED2b	LED1b
CURRLIM	03h	R/W	CL1	CL0	CLDis	CL_BL1	CL_BL0	TAr1	TAr0	ArEn
CQConfig	04h	R/W	Rx_Dis	CQ_WPD	CQ_WPU	_	CQ_NPN	CQ_PP	CQ_Q	CQ_Dis
DIOConfig	05h	R/W	DI_Dis	_	_	_	_	_	_	_
CQInvert	06h	R/W	CQInv	_	_	_	_	_	_	_

INTERRUPT Register [A2, A1, A0] = [000]

Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Bit Name	ThShutInt	WuInt	_	CQFaultInt	V24WInt	UV24Int	_	TempWInt
Read/Write	R	R	R	R	R	R	R	R
POR State	0	0	0	0	0	0	0	0
Reset Upon Read	Υ	Υ	Υ	Υ	Υ	Υ	Υ	Υ

The INTERRUPT register reflects current state of various fault conditions. The $\overline{\text{IRQ/OC}}$ output asserts when any of the bits in the INTERRUPT register is set. INTERRUPT register bits are latched and are not cleared when the initiating condition is removed. Reading the INTERRUPT register clears all the bits and deasserts $\overline{\text{IRQ/OC}}$. $\overline{\text{IRQ/OC}}$ reasserts only when another fault condition occurs.

BIT	NAME	DESCRIPTION
7	ThShutInt	Thermal Shutdown Interrupt 1: This bit is set when the MAX14828 has entered thermal shutdown mode. Once set, this bit is not cleared until the register is read. The current status of the thermal shutdown condition can be read in the STATUS register. 0: The MAX14828 is not in thermal shutdown.
6	WuInt	Wake-Up Event Interrupt 1: This bit is set when an IO-Link wake-up condition is detected on the C/Q line. 0: No wake-up condition is detected. The wake-up interrupt can be disabled by setting the WuDis bit to 1.

INTERRUPT Register [A2, A1, A0] = [000] (continued)

ВІТ	NAME	DESCRIPTION
5	_	This bit is not used.
4	CQ_FaultInt	C/Q Driver Fault Interrupt 1: This bit is set when a fault occurs on the C/Q driver (over current or over heating). Once set, this bit is not cleared until the register is read. The current status of the thermal shutdown condition can be read in the STATUS register. O: No fault on the C/Q driver.
3	V24WInt	 V24 Low Voltage Warning Interrupt 1: This bit is set when V₂₄ falls below the IO-Link low-voltage warning threshold fault (V₂₄ < V_{24W}). Once set, this bit is not cleared until the register is read. The current status of the thermal shutdown condition can be read in the STATUS register. 0: V₂₄ is greater than the low-voltage warning threshold.
2	UV24Int	 V24 Supply Undervoltage Interrupt 1: This bit is set when V₂₄ falls below the UVLO threshold (V₂₄ < V_{24UVLO}). Once set, this bit is not cleared until the register is read. The current status of the thermal shutdown condition can be read in the STATUS register. 0: V₂₄ is greater than the UVLO threshold.
1	_	This bit is not used.
0	TempWInt	Overtemperature Warning Interrupt 1: This bit is set when the die temperature exceeds the warning threshold (T _J > T _{WRN}). Once set, this bit is not cleared until the register is read. The current status of the thermal shutdown condition can be read in the STATUS register. O: The die temperature has not exceeded the overtemperature warning threshold.

STATUS Register [A2, A1, A0] = [000]

Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Bit Name	ThShut	DiLvl	_	CQFault	V24W	UV24	CQLvI	TempW
Read/Write	R	R	R	R	R	R	R	R
POR State	0	0	0	0	0	0	0	0
Reset Upon Read	N	N	N	N	N	N	N	N

The STATUS register reflects current state of various IC functions.

BIT	NAME	DESCRIPTION			
7	ThShut	Thermal Shutdown Status 1: This bit is set when the MAX14828 has entered thermal shutdown mode. 0: This bit is cleared automatically when the device exits thermal shutdown.			
6	DiLvl	DI Logic Level 1: This bit is set when the DI voltage is a logic-low (V _{DI} < V _{TL}) 0: This bit is clear when the DI voltage is a logic-high (V _{DI} > V _{TH}).			
5	_	This bit is not used.			
4	CQ_Fault	C/Q Driver Fault Status 1: This bit is set when a fault occurs on the C/Q driver (overcurrent or overheating). 0: This bit is cleared automatically when the fault on C/Q is removed.			
3	V24W	V24 Low Voltage Warning Status 1: This bit is set when V24 falls below the IO-Link low-voltage warning threshold (V ₂₄ < V _{24W}). 0: This bit is cleared automatically when V24 rises above the low-voltage warning threshold.			
2	UV24	V24 Supply Status 1: This bit is set when V24 falls below the UVLO threshold (V ₂₄ < V _{24UVLO}). 0: This bit is cleared automatically when V24 rises above the UVLO threshold.			
1	CQLvI	C/Q Logic Level 1: This bit is set when the C/Q voltage is a logic-low $(V_{C/Q} < V_{TL})$ (CQInv = 0 or 1) 0: This bit is clear when the C/Q voltage is a logic-high $(V_{C/Q} > V_{TH})$ (CQInv = 0 or 1).			
0	TempW	Overtemperature Warning 1: This bit is set when the die temperature exceeds the warning threshold (T _J > T _{WR} 0: This bit is cleared automatically when the when the die temperature falls below the warning threshold and hysteresis (T _J < T _{WRN} - T _{WRN_HYST}).			

MODE Register [A2, A1, A0] = [010]

Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Bit Name	RST	WU_Dis	V33_Dis	ENMPX	V24WEn	CQFil	LED2b	LED1b
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR State	0	0	0	0	0	0	0	0
Reset upon Read	N	N	N	N	N	N	N	N

Use the mode register to configure the MAX14828 and manage the 3.3V LDO.

		T
BIT	NAME	DESCRIPTION
7	RST	Register Reset 1: Reset all registers to their default power-up state. The Status register is cleared and RQ deasserts (if asserted) when RST = 1. Interrupts are not generated while RST = 1. 0: Normal operation.
6	WU_Dis	Wake-Up Interrupt Disable/Enable 1: Wake-up detection is disabled. 0: Enable IO-Link wake-up detection.
5	V33_Dis	V33 Enable/Disable 1: Disable the V33 linear regulator. 0: Enable the V33 linear regulator.
4	ENMPX	Enable/Disable SPI/UART Multiplexing 1: Enable UART multiplexing on SPI interface pins. See the Mode Selection Table for more information. 0: Disable UART multiplexing on SPI interface pins.
3	V24WEn	V24 Undervoltage Warning Enable 1: Enable the V24 undervoltage warning interrupt. V24WInt is set when V24 falls below the UVLO threshold. 0: Disable the V24 undervoltage warning interrupt.
2	CQFil	C/Q Deglitch Filter Enable/Disable 1: Deglitch filter is disabled on RX. 0: Deglitch filter is enabled on RX.
1	LED2b	LED2 Driver Logic 1: Set the LED2 output high. 0: Set the LED2 output low.
0	LED1b	LED1 Driver Logic. 1: Set the LED1 output high. 0: LED1 output is driven by the LED1IN logic input.

CURRLIM Register [A2, A1, A0] = [011]

Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Bit Name	CL1	CL0	CL_Dis	CL_BL1	CL_BL0	TAr1	TAr0	ArEN
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR State	0	0	0	0	0	0	0	0
Reset Upon Read	N	N	N	N	N	N	N	N

The CURRLIM register sets the C/Q driver current limit and the fixed off-time once the driver has exceeded the thermal shutdown threshold.

ВІТ	NAME	DESCRIPTION			
7	CL1	Driver Current Limit Set the CL1 and CL0 bits to select the active current limit for the C/Q driver when CL_Dis = 0.			
6	CLO	00: Driver current limit is set to 50mA 01: Driver current limit is set to 100mA 10: Driver current limit is set to 200mA 11: Driver current limit is set to 250mA			
5	CL_Dis	Driver Current Limit Disable/Enable 1: Disable the driver current limit for the C/Q driver. 0: Enable the driver current limit (as set by the CL1 and CL0 bits).			
4	CL_BL1	Current Limit Blanking Time Set the CL_BL1 and CL_BL0 bits to select the minimum blanking time to signal a current limit or thermal fault.			
3	CL_BL0	 00: Blanking time is 128μs 01: Blanking time is 500μs 10: Blanking time is 1ms 11: Blanking time is 5ms 			
2	TAr1	Auto-Retry Fixed Off-Time Set the TAr1 and TAr0 bits to select the fixed driver off-time after a fault has been generated when auto-retry functionality is enabled (ArEn = 1). The driver is re-enabled automatically after the fixed off-delay.			
1	TAr0	00: Fixed off-time is 50ms 01: Fixed off-time is 100ms 10: Fixed off-time is 200ms 11: Fixed off-time is 500ms			
0	ArEN	Auto-Retry Fixed Off-Time Enable/Disable 1: Fixed off-time functionality is enabled. C/Q driver is disabled for a fixed time after a overcurrent or thermal fault occurs. The driver is re-enabled automatically after the fixed off-delay. 0: Fixed off-time functionality is disabled. The driver is re-enabled after temperature f below the thermal hysteresis.			

CQConfig Register [A2, A1, A0] = [100]

Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Bit Name	RX_Dis	CQ_WPD	C/Q_WPU	_	C/Q_NPN	CQ_PP	CQ_Q	CQ_Dis
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR State	0	0	0	0	0	0	0	1
Reset Upon Read	N	N	N	N	N	N	N	N

Use the CQConfig register to control the C/Q driver and receiver parameters. All bits in the CQConfig register are readwrite.

BIT	NAME	DESCRIPTION			
7	RX_Dis	Receiver Disable/Enable 1: The RX receiver output is disabled. RX is high impedance when disabled. 0: RX is enabled.			
6	CQ_WPD	C/Q Weak Pull-Down Enable 1: Enable the weak pull-down current sink on the C/Q driver. 0: Disable the weak pull-down current sink on the C/Q driver.			
5	CQ_WPU	C/Q Weak Pull-Up Enable 1: Enable the weak pull-up current source on the C/Q driver. 0: Disable the weak pull-up current source on the C/Q driver.			
4	_	This bit is not used.			
3	CQ_NPN	C/Q Driver NPN/PNP Mode 1: Enable NPN operation (when CQ_PP = 0) on the C/Q driver. 0: Enable PNP operation (when CQ_PP = 0) on the C/Q driver. CQ_NPN is ignored when CQ_PP = 1.			
2	CQ_PP	C/Q Driver Push-Pull Mode 1: Enable push-pull operation on the C/Q driver. 0: Enable open-drain (PNP or NPN mode) operation on the C/Q driver.			
1	CQ_Q	C/Q Driver Output Logic 1: Set the C/Q driver high (push-pull mode), set the C/Q PNP switch on (PNP mode), or set the C/Q NPN switch off (NPN mode). See Table 1. 0: CQ is high impedance when CQ_Q = 0 and TXEN is low (or CQ_Dis = 1). CQ logic is the inverse of TX logic when TXEN is high (and CQ_Dis = 0) and CQ_Q = 0. See Table 1.			
0	CQ_Dis	C/Q Driver Disable/Enable 1: Disable the C/Q driver, regardless of the state of the TXEN input. The drive is high impedance in this mode. 0: Status of the C/Q driver is determined by the TXEN input or CQ_Q bit.			

DIOConfig Register [A2, A1, A0] = [101]

Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Bit Name	DI_Dis	_	_	_	_	_	_	_
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR State	0	0	0	0	0	0	0	0
Reset Upon Read	N	N	N	N	N	N	N	N

Use the DIOConfig register to enable or disable the DI receiver input.

BIT	NAME	DESCRIPTION
7	DI_Dis	DI Receiver Enable/Disable 1: The DI receiver is disabled. LI is high-impedance when the DI receiver is disabled. 0: DI receiver is enabled.
6:0	_	These bits are not used.

CQInvert Register [A2, A1, A0] = [110]

Bit	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Bit Name	CQInv	_	_	_	_	_	_	_
Read/Write	R/W							
POR State	0	0	0	0	0	0	0	0
Reset Upon Read	N	N	N	N	N	N	N	N

Use the CQInvert register to control the polarity of the C/Q driver.

BIT	NAME	DESCRIPTION
7	CQInv	CQ Invert Enable/Disable 1: The CQ driver logic follows the TX input logic (if driver is enabled). RX logic follows the CQ driver/receiver logic. 0: The CQ driver logic is the inverse of the TX input logic (if driver is enabled). RX logic is the inverse of the CQ driver/receiver logic.
6:0	_	These bits are not used.

Low-Power, Ultra-Small IO-Link Device Transceiver

SPI Interface

The device communicates through an SPI-compatible 4-wire serial interface. The MAX14828 supports burst read/write access. The maximum SPI clock rate for the device is 12MHz. The SPI interface complies with clock

polarity CPOL = 0 and clock phase CPHA = 0 (see $\overline{\text{Figure}}$ 7 and Figure 8).

The SPI interface is not available when V_5 or V_L are not present.




Figure 7. SPI Write Cycle




Figure 8. SPI Read Cycle

SPI Burst Access

Burst access allows writing or reading in one block, by only defining the initial register address in the SPI command byte. Once the initial SPI address is received, the MAX14828 automatically increments the register after each SPI data byte. Efficient programming of multiple consecutive registers is thus possible. Chip select, $\overline{\text{CS}}/$ PP, must be kept low during the whole write/read cycle.

The SPI clock continues clocking throughout the burst access cycle. The burst cycle ends when the SPI master pulls $\overline{\text{CS}}/\text{PP}$ high.

Applications Information

Microcontroller Interfacing

The logic levels of the microcontroller interface I/Os are defined by V_L. Apply a voltage from 2.5V to 5.5V to VL for normal operation. Logic outputs are supplied by VL.

The device can be configured for simultaneous or multiplexed UART communication. When configured for a multipexed UART interface, the SPI interface and UART interface pins are shared. See the Mode Selection Table for more information.

Transient Protection

Inductive load switching, ESD, bursts, and surges create high transient voltages. V24, C/Q, and DI should be protected against high overvoltage and undervoltage transients. Positive voltage transients on V24, C/Q, and DI must be limited to +70V relative to GND. Negative voltage transients must be limited to -70V relative to V24. Use protection diodes on C/Q and DI as shown in Figure 9.

For standard ESD and burst protection demanded by the IO-Link specification, small package TVS can be used (like the uClamp3603T or the SPT01-335). If higher level surge ratings need to be achieved (IEC 61000-4-5 $\pm 1 \text{kV}/$ 42 Ω), SMAJ33A or SMBJ36A TVS protectors can also be used.

Note that these are recommended protection components. Results may vary based on layout.

Using an External Transistor with the 5V Regulator

The internal 5V regulator (V5) can provide up to 30mA of total load current (including the current on to the V33 LDO) when V5 is connected to REG. To achieve larger




Figure 9. MAX14828 Operating Circuit with TVS Protection

load currents or to shunt the power dissipation away from the MAX14828, an external NPN transistor can be connected as shown in Figure 10.

Select an NPN transistor with high VCE voltage to support the max L+ supply voltage. In order to protect the NPN transistor against reverse polarity of the L+/L- supply terminals, connect a silicon or a Schottky diode in series with the NPN transistor's collector that has a reverse voltage capability large enough for reverse connected L+/L-. A $1\mu F$ capacitor on the V5 is required for stability.

Using an Step-Down Regulator with the 5V Regulator

To decrease power dissipation in the MAX14828, V5 can be powered by an external step-down regulator. Connect the external regulator's output to the V5 input and leave REG unconnected (Figure 11).




Figure 10. Using an External NPN Transistor with the 5V Regulator




Figure 11. Using an External Step-Down with the 5V Regulator

Shared SPI/UART Interface

<u>Figure 12</u> is an example of the use of a minimum pincount microcontroller. A microcontroller serial port, which supports both UART and SPI functions, is used for managing both transceiver control (SPI) and IO-Link data communication (UART). The microcontroller's

shared UART and SPI interface pins are multiplexed. The transceiver's SPI is typically only used for configuration at power-up and occasionally afterwards for reconfiguration, and diagnostics. During an IO-Link master-device communication cycle, the idle time on the C/Q interface can be used for SPI activity. This is possible by slightly increasing the IO-Link device' minimum cycle time.




Figure 12. Multiplexed SPI/UART Mode Configuration

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX14828ATG+	-40°C to +125°C	24 TQFN-EP*
MAX14828ATG+T	-40°C to +125°C	24 TQFN-EP*
MAX14828AWA+	-40°C to +125°C	25 WLP
MAX14828AWA+T	-40°C to +125°C	25 WLP

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

Chip Information

PROCESS: BICMOS

^{*}EP = Exposed pad.

T = Tape and Reel.