### **MAX14866**

# 16-Channel, High-Voltage Analog Switch without High-Voltage Supply Requirement

### **General Description**

The MAX14866 is a 16-channel, high-voltage (HV), analog SPST switch primarily intended for HV multiplexing in ultrasound applications.

The MAX14866 operates from one only low-voltage supply (+5V) and does not require dedicated HV supplies, resulting in cost-saving and system simplification. Moreover, for in-probe applications, HV supplies do not need to be associated with the MAX14866 in the probe/transducer head, resulting in greater safety and easier compliance with safety regulations.

The MAX14866 features best-in-class performance in terms of bandwidth (up to 50MHz), charge injection (<100pC), and linear transmit input range (up to 210VPKPK). The low-signal switch  $R_{DSON}$  is typically about  $7\Omega$  around 0V and remains flat in the entire input range ensuring extremely good linearity.

The latchup-free SOI (Silicon-on-Insulator) technology and the wide analog range results in extremely high robustness during undershoots and overshoots that occur in ultrasound systems due to the resonant nature of the load.

The status of the switches can be individually controlled through a high-speed SPI interface (up to 30MHz). Daisychain architecture is supported.

Alternatively, switches can also be controlled with global control signal (SET and CLR) for bank selections or relay replacement applications.

The MAX14866 is offered in two different packages: wafer-level packages (WLPs) and TQFNs. The 110-bump WLP size is only 5.53 x 5.47mm, resulting in less than 1.9mm<sup>2</sup>/channel footprint and allowing for very high levels of integration, which is especially beneficial for in-probe applications.

The size of the TQFN package is an industry standard 48-pin, 7mm x 7mm package.

### **Applications**

- · Medical Ultrasound Imaging
- Relays replacements
- NDT
- Printers

### **Benefits and Features**

- Flexibility and Ease-of-Design
  - HV Switches Operate From +5V Supply Only–Eliminating Dedicated High-Voltage Supplies Eases Probe Compliance To Industry Safety Standards
  - SOI Technology-Latchup Free
  - Large Analog Input range (up to 210VPKPK)
  - 16 Independent SPST Ensure Flexibility Supporting All Possible MUX Combinations
  - Switches Can Be Controlled Either Individually or Globally (Bank Selection)
  - 30MHz SPI Interface for Individually Programming the Status of the Switches
  - SET and CLR CMOS for global control of the switches (Bank Selection or Relay Replacements Applications)
  - Extended Digital Logic Input Range From 1.8V to 5V
- High Level Of Integration and Density for Space-Saving Applications
  - · 16 Channels Linear SPST switches
  - < 1.9mm<sup>2</sup>/channel footprint (WLP)
- High Performance:
  - Low R<sub>ON</sub> (7Ω typ) Ensures Low Insertion Loss
  - R<sub>ON</sub> Flatness in the Entire Input Range Ensures Excellent Performances In Harmonic Imaging
  - Low Charge Injection <100pC.
  - Wide Bandwidth of Operation (Up to 50MHz)
  - Low On Input Capacitance (33pF) Low Off Input Capacitance (7.7pF)
  - Excellent Off Isolation (-75dB at 5MHz)
     Excellent Crosstalk Performances (-62dB at 5MHz)

Ordering Information appears at end of data sheet.



### **Absolute Maximum Ratings**

V <sub>CC</sub> to GND	
V <sub>DD</sub> to GND	
COMx to GND, x = 015	110V to +110V
NOx to GND, x = 015	110V to +110V
COMx to NOx, x = 015	110V to +110V
SDIN to GND	0.3V to 5.6V
SDOUT to GND	0.3V to V <sub>DD</sub> + 0.3V
LE to GND	0.3V to 5.6V
CLK to GND	0.3V to 5.6V
CLR to GND	0.3V to 5.6V
SET to GND	0.3V to 5.6V

TQFN Continuous Power Dissipation	
(Single Layer Board, $T_A = +70$ °C,	
derate 27.8mW/°C above +70°C.)	0mW to 2222mW
TQFN Continuous Power Dissipation	
(Multilayer Board, T <sub>A</sub> = +70°C,	
derate 40 mW/°C above +70°C.)	0mW to 3200mW
WLP Continuous Power Dissipation	
(Multilayer Board, T <sub>A</sub> = +70°C,	
derate 37mW/°C above +70°C.)	0mW to 2960mW
Operating Temperature Range	0°C to 85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Soldering Temperature (reflow)	

### **Package Thermal Characteristics (Note 1)**

110-Bump WLP	
Junction-to-Ambient Thermal Resistance (θ <sub>JA</sub> )26.93°C/W	
Junction-to-Case Thermal Resistance $(\theta_{JC})$ N/A	

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Electrical Characteristics**

 $(V_{CC} = 5V \pm 5\%, V_{DD} = 1.7V \text{ to } 5.5V.$  Typical values are  $V_{DD} = +2.5V, V_{CC} = 5V, T_A = +25^{\circ}C.$  Limits are 100% tested at  $T_A = +85^{\circ}C$  and are guaranteed by design in the entire temperature range )

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLIES						
V <sub>DD</sub> Logic Supply Voltage	V <sub>DD</sub>		1.7		5.5	V
V <sub>DD</sub> Static Current	I <sub>DDS</sub>			1	5	μA
V <sub>DD</sub> Dynamic Current	I <sub>DD</sub>	V <sub>DD</sub> = +5V, f <sub>CLK</sub> = 5MHz, f <sub>DIN</sub> = 2.5MHz, CDOUT = 15pF		300		μΑ
V <sub>CC</sub> Supply Static Current	Iccs	All switches remain on or off, COM_= NO_= GND		240	425	μA
V <sub>CC</sub> Supply Dynamic Current	lcc	All Channel Switching, f = 50kHz		5.2	8.5	mA
V <sub>CC</sub> Supply Voltage Range	V <sub>CC</sub>		4.75	5	5.25	V
LOGIC LEVELS						
Logic-Input Low Voltage	V <sub>IL</sub>				0.33 x V <sub>DD</sub>	V
Logic-Input High Voltage	V <sub>IH</sub>		0.66 x V <sub>C</sub>	D		V
Logic-Output Low Voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 1mA			0.2	V
Logic-Output High Voltage	V <sub>OH</sub>	I <sub>SOURCE</sub> = 1mA	V <sub>DD</sub> -0.2			V
Logic-Input Capacitance	C <sub>IN</sub>			5		pF

### **Electrical Characteristics (continued)**

( $V_{CC}$  = 5V ±5%,  $V_{DD}$  = 1.7V to 5.5V. Typical values are  $V_{DD}$  = +2.5V,  $V_{CC}$  = 5V,  $T_A$  = +25°C. Limits are 100% tested at  $T_A$  = +85°C and are guaranteed by design in the entire temperature range )

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Logic-Input Leakage	I <sub>IN</sub>	CLK, DIN pins	-1		+1	μA
LEB Pullup Resitor	R <sub>PU</sub>		70	100		ΚΩ
CLR, SET Pulldown Resistor	R <sub>PDW</sub>		70	100		ΚΩ
SWITCH CHARACTERISTICS						!
Analog Dynamic Signal Range	V <sub>SW</sub> _	AC operation only, f > 500kHz	-105		+105	V
Small Signal On-Resistance	R <sub>ONS</sub>	V(NO) = 0V, I(COM) = 5mA		7	13	Ω
Small Signal On-Resistance Matching	DRONS	3 std, VNO_ = 0V, ICOM_ = 5mA		3		%
Switch Symmetry	Symm	AC measured, 100Ω Resistive load NO and GND. Transmit bipolar low frequency pulse ±80V, f = 0.5MHz Compare positive and negative output level on NO Symmetry = [V <sub>OP</sub> - V <sub>ON</sub> ]/ [0.5 x (V <sub>OP</sub> + V <sub>ON</sub> )]		±1		%
Analog Switch Peak Current	I <sub>PEAK</sub>	V(NO) = GND, V(COM) HV pulse 100ns duration		2.7		А
COM to GND Leakage Current Switch OFF	ICOMOFF	V(COM) = ±100mV	-1		+1	uA
COM to GND Equivalent Resistor. Switch ON	R <sub>COMON</sub>	V(COM) = 100mV	60	82	104	ΚΩ
NO to GND Equivalent Resistor. Switch OFF	R <sub>NOOFF</sub>	V(NO) = 100mV	35	52	65	ΚΩ
NO to GND Equivalent Resistor Switch ON	R <sub>NOON</sub>	V(NO) = 100mV	60	82	104	ΚΩ
Switch-Off DC Offset COM Pin	V <sub>OFF1</sub>	Ref. Test Circuit R = 100KΩ	-5		+6	mV
Switch-Off DC Offset NO Pin	V <sub>OFF2</sub>	Ref. Test Circuit R = 100KΩ	-5		+6	mV
Switch-On DC Offset	V <sub>OFF3</sub>	Ref. Test Circuit R = 100KΩ	-5		+9	mV
SWITCH DYNAMIC CHARACTE	RISITICS					,
Turn-On Time	t <sub>ON</sub>	Ref. Test Circuit. VCOM $\_$ = +1V, R $_L$ = 50 $\Omega$ , from switch ON digital command to 90% of the transition completed			4	μs
Turn-Off Time	$ \text{Ref. Test Circuit VCOM}\_= +1V, \\ \text{R}_L = 50\Omega \text{ from switch OFF digital } \\ \text{command to } 90\% \text{ of the transition } \\ \text{completed} $				4	μs
Off-Isolation in Transmission (TX)	V <sub>ISOTX</sub>	Ref. Test Circuit		-75		dB

### **Electrical Characteristics (continued)**

( $V_{CC}$  = 5V ±5%,  $V_{DD}$  = 1.7V to 5.5V. Typical values are  $V_{DD}$  = +2.5V,  $V_{CC}$  = 5V,  $T_A$  = +25°C. Limits are 100% tested at  $T_A$  = +85°C and are guaranteed by design in the entire temperature range )

PARAMETER	SYMBOL	CONDITIONS	MIN TYP	MAX	UNITS
0". 1 "	.,	Ref. Test Circuit. ZL = 50Ω	-80		
Off-Isolation in Reception (RX)	V <sub>ISORX</sub>	Ref. Test Circuit. ZL = 1kΩ//15pF	-60		- dB
Crosstalk	V <sub>CT</sub>	Ref Test Circuit. RX and TX with switches open or closed	-62		dB
SW_ Off-Capacitance Small-Signal - NO Pin	C <sub>SW_(OFF)</sub>	f = 5MHz, 100mV <sub>PK</sub> on NO pin	7.7		pF
SW_ On-Capacitance Small-Signal	C <sub>SW_(ON)</sub>	f = 5MHz, 100mV <sub>PK</sub>	33		pF
SW_Off-Capacitance Small-Signal - COM Pin	C <sub>SW_(OFF)</sub>	f = 5MHz, 100mV <sub>PK</sub> on COM pin	11		pF
SW_ Off-Capacitance Large-Signal - COM Pin	C <sub>SW_(OFF)</sub>	f = 5MHz, 100V <sub>PK</sub> on COM pin	11		pF
SW_ On-Capacitance Large-Signal	C <sub>SW_(ON)</sub>	f = 5MHz, 100V <sub>PK</sub>	16		pF
Charge Injection	QCH	Ref. Test Circuit	<100		рC
Output Voltage Spike	V <sub>SPK</sub>	Ref. Test Circuit	65		mVpkpk
Large-signal Analog Bandwidth (-3dB)	f <sub>BW_L</sub>	CLOAD = 200pF, 60V amplitude sinusoidal burst, 1% duty cycle	>50	MHz	
Small-signal Analog Bandwidth (-3dB)	f <sub>BW_</sub> s	CLOAD = 200pF, 100mV amplitude sinusoidal signal	80		MHz
TIMING CHARACTERISTICS					
2nd Harmonic Distortion HV	THD2	f <sub>OUT</sub> = 5MHz, Transmit amplitude 200V <sub>PKPK</sub> square wave (20 cycles), NO Load: 100Ω // 100pF	-45		dBc
Pulse Cancellation 1 Fundamental	PC1	$f_{OUT\_}$ = 1MHz - 5MHz, Transmit amplitude 200V <sub>PKPK</sub> , 2 cycles. Strength ratio of the strongest spurious signal of the sum function in the f0 ± f0/2 bandwidth to the fundamental signal. NO Load: 100Ω // 100pF	-40		dBc
Pulse Cancellation 2 Second Harmonic	PC2	$f_{OUT\_}$ = 1MHz - 5MHz, Transmit Amplitude 200V <sub>PKPK</sub> , 2 cycles. Strength ratio of the strongest spurious signal of the sum function in the 2 x f0 ± f0/2 bandwidth to the fundamental signal. NO Load: 100 $\Omega$ // 100pF	-40	dBc	


### **Electrical Characteristics (continued)**


 $(V_{CC} = 5V \pm 5\%, V_{DD} = 1.7V \text{ to } 5.5V.$  Typical values are  $V_{DD} = +2.5V, V_{CC} = 5V, T_A = +25^{\circ}C.$  Limits are 100% tested at  $T_A = +85^{\circ}C$  and are guaranteed by design in the entire temperature range )


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS					
TIMING CHARACTERISTICS/SPI TIMINGS											
CLK Frequency	f <sub>CLK</sub>				30	MHz					
DIN to CLK Setup Time	t <sub>DS</sub>		3			ns					
DIN to CLK Hold Time	t <sub>DH</sub>		3			ns					
CLK to LE Setup Time	t <sub>CS</sub>		3			ns					
LE Low Pulse Width	t <sub>WL</sub>		5			ns					
CLR High Pulse Width	t <sub>WC</sub>		115			ns					
SET High Pulse Width	t <sub>WS</sub>		115			ns					
CLK Rise and Fall Times	t <sub>R</sub> , t <sub>F</sub>				50	ns					
CLK to DOUT Delay	t <sub>DO</sub>	V <sub>DD</sub> from 2.5V - 5% to 5V + 5%, CDOUT = 15pF	5		20						
		V <sub>DD</sub> = +1.8V ± 5%, CDOUT = 15pF	5		30	ns					


### **Typical Operating Characteristics**


 $V_{DD}$  = 3V,  $V_{CC}$  = 5V,  $T_A$  = 25°C, unless otherwise noted.






















## Typical Operating Characteristics (continued) V<sub>DD</sub> = 3V, V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C, unless otherwise noted.















## **Pin Configurations**




## **Pin Description**

P	'IN		FUNCTION				
MAX14866 WLP	MAX14866 TQFN	NAME	FUNCTION				
B2	1	COM0	Analog Switch 0 - Terminal				
C3	2	NO0	Analog Switch 0 - Terminal				
A3	3	COM1	Analog Switch 1 - Terminal				
B4	4	NO1	Analog Switch 1 - Terminal				
C5	5	COM2	Analog Switch 2 - Terminal				
A5	6	NO2	Analog Switch 2 - Terminal				
B6	7	СОМЗ	Analog Switch 3 - Terminal				
A7	8	NO3	Analog Switch 3 - Terminal				
E4-E7	9	GND	Ground				
F1–F7	10	GND	Ground				
C7	11	COM4	Analog Switch 4 - Terminal				
A9	12	NO4	Analog Switch 4 - Terminal				
B8	13	COM5	Analog Switch 5 - Terminal				
B10	14	NO5	Analog Switch 5 - Terminal				
C11	15	COM6	Analog Switch 6 - Terminal				
C9	16	NO6	Analog Switch 6 - Terminal				
D10	17	COM7	Analog Switch 7 - Terminal				
E11	18	NO7	Analog Switch 7 - Terminal				
F9	19	NO8	Analog Switch 8 - Terminal				
G10	20	COM8	Analog Switch 8 - Terminal				
H9	21	NO9	Analog Switch 9 - Terminal				
H11	22	СОМ9	Analog Switch 9 - Terminal				
J10	23	NO10	Analog Switch 10 - Terminal				
J8	24	COM10	Analog Switch 10 - Terminal				
K9	25	NO11	Analog Switch 11 - Terminal				
H7	26	COM11	Analog Switch 11 - Terminal				
	27	GND	Ground				
	28	GND	Ground				
K7	29	NO12	Analog Switch 12 - Terminal				
J6	30	COM12	Analog Switch 12 - Terminal				
K5	31	NO13	Analog Switch 13 - Terminal				
H5	32	COM13	Analog Switch 13 - Terminal				
J4	33	NO14	Analog Switch 14 - Terminal				

## **Pin Description (continued)**

Р	IN						
MAX14866 WLP	MAX14866 TQFN	NAME	FUNCTION				
K3	34	COM14	Analog Switch 14 - Terminal				
H3	35	NO15	Analog Switch 15 - Terminal				
J2	36	COM15	Analog Switch 15 - Terminal				
	37	GND	Ground				
G2	38	ĪĒ	CMOS Digital Logic Input. Active-Low Latch Enable Input				
H1	39	DOUT	CMOS Digital Logic Output - SPI Data Output				
G1	40	VDD	Positive LV supply input for digital I/O (from 1.7V to 5.5V).  Bypass VDD to GND with a 0.1µF or greater ceramic capacitor				
	41	GND	Ground				
	42	GND	Ground				
E1, E2	43	VCC	Positive LV Supply Input (+5V). Bypass VCC to GND with a 0.1µF or greater ceramic capacitor				
E3	44	DIN	CMOS Digital Logic Input - SPI Data Input				
D1	45	CLK	CMOS Digital Logic Input - SPI Clock Input				
C1	46	SET	CMOS Digital Logic Input - Asynchrounous Set Input				
D2	47	CLR	CMOS Digital Logic Input - Asynchronous Clear Input				
	48	GND	Ground				
_	EP		Exposed PAD (Thermal PAD). Connet EP to GND				
A1, A2, A4, A6, A8, A10, A11, B1, B3, B5, B7,B9,B11, C2, C4, C6, C8, C10, D3-D9, D11, E8-E10, F8, F10, F11, G3-G9, G11, H2, H4, H6, H8, H10, J1, J3, J5, J7, J9, J11, K1, K2, K4, K6, K8, K10, K11	M1, A2, A4, A6, A8, 0, A11, B1, B3, B5, B9,B11, C2, C4, C6, 3, C10, D3-D9, D11, -E10, F8, F10, F11, 3-G9, G11, H2, H4, H8, H10, J1, J3, J5, J9, J11, K1, K2, K4,		Not internally connected				

## **Functional (or Block) Diagram**



### **Detailed Description**

The MAX14866 is a 16-channel, high-voltage (HV), Analog SPST switch primarily intended for HV multiplexing in ultrasound applications.

The MAX14866 operates from one only low voltage supply (+5V) and does not require dedicated HV supplies resulting in cost saving and system simplification. Moreover, for in-probe applications, HV supplies do not need to be associated with the MAX14866 in the probe/transducer head, resulting in greater safety and easier compliance to safety regulations.

The MAX14866 features best-in-class performances in terms of bandwidth (up to 50MHz), charge injection (<100pC) and linear transmit input range (up to 210V<sub>PKPK</sub>). The low signal switch R<sub>DSON</sub> is typically about  $7\Omega$  around 0V and remains flat in the entire input range ensuring extremely good linearity.

The latch-up free SOI (Silicon-on-Insulator) technology and the wide analog range results in extremely high robustness during undershoots and overshoots which occur in ultrasound systems due to the resonant nature of the load.

The status of the switches can be individually controlled through a high speed SPI interface (up to 30MHz). Daisychain architecture is supported.

Alternatively, switches can also be controlled with global control signal (SET and CLR) for bank selections or relay replacement applications.

The MAX14866 is offered in two different packages: wafer-level package (WLP) and Thin-QFN (TQFN). The 110-Bump WLP size is only 5.53 x 5.47mm, resulting in less than 1.9mm<sup>2</sup>/channel footprint and allowing for very high levels of integration which is beneficial especially for in-probe applications.

The size of the TQFN package is an industry standard 48-pin 7mm x 7mm package.

### **Analog Switches**

The MAX14866 can transmit undistorted analog signals up to 210V<sub>P-P</sub>. For reliable operation, the maximum drop between input and output of the switch (pins COM and NO) must be less than 110V (refer to the absolute maximum rating in the *Electrical Characteristics* table)

It is required that the input signal is set at GND prior to HV transmission. The minimum guaranteed transmit frequency is 500 KHz. The switch is not symmetrical. Transducer elements must be connected to pin named NOx (x = 0..15) while the transmit/receive front end circuits must be connected to the pin named COMx (x = 0..15). Refer to the Typical Application Circuit for further details.

### **Voltage Supply**

The MAX14866 operates from a low voltage supply  $V_{CC}$  = +5V ±5%, and a logic supply  $V_{DD}$  (from +1.7V to +5.5V). In particular, if the logic high level of the control input signals (SPI, CLR, SET) is +5V, the two supply voltage inputs  $V_{DD}$  and  $V_{CC}$  can be connected together and the part can operate from one single +5V supply.

Local bypassing on supply voltage inputs is required (C > 100nF).

#### **Bleed Resistors**

The MAX14866 features integrated bleed resistors. Bleed resistors are intended to fully discharge the transducers and eliminate any voltage built up. The bleed resistor values depends on the status of the switch. Refer to the *Electrical Characteristics* table and to Figure 1 for further details.

#### **Heading RST**

The MAX14866 Equivalent Electrical Circuit is shown in Figure 1 under different conditions depending on the status of the switch (on/off) and on the level of the signal (small-signal/large-signal).




Figure 1. Electrical Equivalent Circuit

- Note 3: The large-signal NO equivalent input impedance (30Ω typical) is shown for completeness only. It is intended that the High Voltage excitation signals are applied to terminal COM only so that no any HV transmit burst will hit terminal NO whenever the switch is programmed off.
- Note 4: Resistances and capacitances values are typical.

## Transmit Operations: High-Voltage Bursts (Voltage Amplitude Greater Than 20V<sub>PK</sub>)

The MAX14866 is capable of transmitting long High Voltage Bipolar Bursts (from  $40V_{PKPK}$  to  $210V_{PKPK}$ ) with excellent linearity and stability. When transmitting Bipolar HV bursts (amplitude greater than  $20V_{PK}$ ) the device is not sensitive to the DC content of the signal.

In particular, the MAX14866 supports long burst excitation modes like the ones commonly used in Elastography. The user must ensure that the total dissipated power can be handled by the package.

Unipolar transmission is supported up to 100Vpk-to-pk only.

For reliability reasons, it is requested that both the switch input and output (COM and NO pins) are set at ground before the transmission is initiated.

#### **Transmit Operations: Continuous Wave**

Bipolar Continuous Wave Operation (CW) is supported for transmit voltages less than  $20V_{PKPK}$  (amplitude less than 10V). It is required that the DC content (offset) of the CW transmit waveform is less than  $\pm 1V$ . Larger DC

offsets during CW operation results in signal degradation and can affect the device reliability. In particular, unipolar CW operation is not supported.

#### **Serial Interface**

The MAX14866 is controlled by a serial interface with a 16-bit serial shift register and transparent latch. Each of the 16 data bits controls a single analog switch (see <u>Table 1</u>). Data on DIN is clocked with the most significant bit (MSB) first into the shift register on the rising edge of CLK. Data is clocked out of the shift register onto DOUT on the rising edge of CLK. DOUT reflects the status of DIN, delayed by 16 clock cycles (see <u>Figure 2</u> and Figure 3).

Changing the switch status (from on to off or viceversa) during the transmission of the analog signal is not permitted and can result in reliability issues. The user must ensure that the analog input is kept quiet at GND before any SPI programming session and during the entire settling time of the switches ( $T_{ON}$ ,  $T_{OFF}$ ). Similarly the user must ensure that the analog input is quiet at GND before asserting either the CLR or the SET signal and during the entire settling time of the switches ( $T_{ON}$ ,  $T_{OFF}$ ).

**Table 1. SPI Programming and Logic Table** 

			DATA	BITS	3						CONT	ROL B	ITS			ı	UNCTIO	N
D0 (LSB)	D1	D2	D3	D4	D5	D6	D7	ĪĒ	CLR	SET	SW0	SW1	SW2	SW3	SW4	SW5	SW6	SW7
L								L	L	L	OFF							
Н								L	L	L	ON							
	L							L	L	L		OFF						
	Н							L	L	L		ON						
		L						L	L	L			OFF					
		Н						L	L	L			ON					
			L					L	L	L				OFF				
			Н					L	L	L				ON				
				L				L	L	L					OFF			
				Н				L	L	L					ON			
					L			L	L	L						OFF		
					Н			L	L	L						ON		
						L		L	L	L							OFF	
						Н		L	L	L							ON	
							L	L	L	L								OFF
							Н	L	L	L								ON
Χ	Х	Х	Χ	Х	Х	Х	Х	Н	L	L								
Х	Х	Х	Χ	Х	Х	Х	Х	Х	Н	Х	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
Х	Х	Х	Х	Х	Х	Х	Х	Х	L	Н	ON	ON	ON	ON	ON	ON	ON	ON
			DATA	BITS	3						CONT	ROL B	DL BITS FUNCTION					
D8	D9	D10	D11	D12	D13	D14	D15 (MSB)	ĪĒ	CLR	SET	SW8	SW9	SW10	SW11	SW12	SW13	SW14	SW15
L								L	L	L	OFF							
Н								L	L	L	ON							
	L							L	L	L		OFF						
	Н							L	L	L		ON						
		L						L	L	L			OFF					
		Н						L	L	L			ON					
			L					L	L	L				OFF				
			Н					L	L	L				ON				
				L				L	L	L					OFF			
				Н				L	L	L					ON			
					L			L	L	L						OFF		
					Н			L	L	L						ON		

 Table 1. SPI Programming and Logic Table (continued)

	DATA BITS									CONTROL BITS						FUNCTION		
D8	D9	D10	D11	D12	D13	D14	D15 (MSB)	ĪĒ	CLR	SET	SW8	SW9	SW10	SW11	SW12	SW13	SW14	SW15
						L		L	L	L							OFF	
						Н		L	L	L							ON	
							L	L	L	L								OFF
							Н	L	L	L								ON
Х	Х	Χ	Χ	Х	Х	Χ	Х	Н	L	L	HOLD PREVIOUS STATE							
Х	X	Х	Х	Х	Х	Χ	Х	Х	Н	Х	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
Х	Х	Х	Х	Х	Х	Х	Х	Х	L	Н	ON	ON	ON	ON	ON	ON	ON	ON

- Note 5: Those 5: The 16 switches operate independently.
- Note 6: Serial data is clocked in on the rising edge of CLK.
- Note 7: The switches go to a state retaining their present condition on the rising edge of  $\overline{\text{LE}}$ . When  $\overline{\text{LE}}$  is low, the shift register data flows through the latch.
- Note 8: DOUT is the data output pin of the 16 bits shift register. It always reflects the status of DIN delayed by 16 clock cycles.
- **Note 9:** Shift register clocking has no effect on the switch states if LE is high.
- Note 10: The CLR input overrides all other inputs.

#### **SPI Programming Inhibition During Transmit**

The MAX14866 cannot be programmed during the transmission of HV bursts. The device features a transmit detector circuit. If a transmit input signal greater than ±2V is detected, any SPI programming is inhibited for 4.5µs max. During such an interval any attempts of programming the part via the SPI is ignored and the previous device status is hold. This function prevents faults caused by false programming of the logic due to the large switching noise occurring during HV transmit.

### **LE** description

Drive  $\overline{LE}$  logic-low to change the contents of the latch and update the state of the high-voltage switches (Figure 3). Drive  $\overline{LE}$  logic-high to freeze the contents of the latch and prevent changes to the switch states. To reduce noise due to clock feedthrough, drive  $\overline{LE}$  logic-high while data is clocked into the shift register. After the data shift register is loaded with valid data, pulse  $\overline{LE}$  logic-low to load the contents of the shift register into the latch.

#### **CLR** description

The MAX14866 features a latch clear input. Drive CLR logic-high to reset the contents of the latch to zero and open all switches. CLR does not affect the contents of the data shift register. Pulse  $\overline{\text{LE}}$  logic-low to reload the contents of the shift register into the latch.

#### **SET** description

The MAX14866 features a latch set input. Drive SET logic-high to set the contents of the latch to logic-high and close all switches. SET does not affect the contents of the data shift register. Pulse LE logic-low to reload the contents of the shift register into the latch. CLR is dominant with respect to SET.

### **Power-On reset**

The MAX14866 features a power-on-reset circuit to ensure all switches are open at power-on. The internal 16-bit serial shift register and latch are set to zero on power-up.




Figure 2. Timings






Figure 3. SPI Programming

## **Test Circuits 1**



### **Test Circuits 2**



### **Applications Information**

### **Power Supply**

The MAX14866 does not require dedicated high-voltage supplies; at a minimum, the device operates from a single LV supply only ( $V_{CC} = V_{DD} = +5V$ ).

 $V_{DD}$  (supply voltage input for CMOS logic input) can be set at a lower voltage than  $V_{CC}$  and can vary from +1.8V to +5V depending on the voltage level of CMOS logic signals.

### **Logic Inputs**

The MAX14866 digital interface inputs CLK, DIN,  $\overline{\text{LE}}$ , CLR, SET operate on the V<sub>DD</sub> logic supply voltage.

### **Daisy Chain**

Digital output DOUT is provided to allow the programming of multiple MAX14866 devices in daisy-chain configuration (Figure 4). Connect each DOUT to the DIN of the subsequent device in the chain. Connect CLK,  $\overline{\text{LE}}$ , CLR, and SET inputs of all devices, and drive  $\overline{\text{LE}}$  logic-low to update all devices simultaneously. Drive CLR high to open all the switches simultaneously.

#### **Banks-Switching Applications**

For relay replacement applications or any application in which the user needs to control the status of all the switches simultaneously so that independent control is not needed (bank selection, bi-plane or triplane probes, multidimensional array etc ..), CLR and SET command can be used to control the status of all the switches simultaneously. Notice that the CLR logic input is dominant with respect to the SET logic input so that CLR = SET = High corresponds to a Clear command (see  $\underline{\text{Table 1}}$ ). Therefore, in these applications, one only control signal is required since the the user can toggle the CLR signal only while the SET input can be tied to  $V_{DD}$ . Whenever the SPI is not used, connect DIN and CLK to GND and  $\overline{\text{LE}}$  to  $V_{DD}$  and leave  $D_{OUT}$  unconnected.

### **Power Sequencing and Bypassing**

The MAX14866 does not require special sequencing of the  $V_{DD},\ V_{CC}$  supply voltages. Bypass  $V_{DD},\ V_{CC}$  to GND with greater than  $0.1\mu F$  ceramic capacitor as close as possible to the device.




Figure 4. Daisy-Chain Connection

## **Typical Application Circuit**




Figure 5. Application Diagram

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE				
MAX14866UWZ+	0°C to 85°C	110 WLP (5.47mm x 5.53mm)				
MAX14866UTM+	0°C to 85°C	48 TQFN (7mm x 7mm)				

<sup>+</sup>Denotes a lead (Pb)-free package/RoHS-compliant package

### **Chip Information**

PROCESS: DICMOS

### **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
110 Bump WLP	W1105C5+1	21-11001051	Refer to Application Note 1891
48 Pin TQFN	T4877+6	90-0130	Refer to Application Note 1891