

Click [here](#) to ask about the production status of specific part numbers.

MAX14933

Two-Channel, 2.75kV_{RMS} I²C Isolator

General Description

The MAX14933 is a two-channel, 2.75kV_{RMS} I²C digital isolator utilizing Maxim's proprietary process technology. For applications requiring 5kV_{RMS} of isolation, refer to the MAX14937 data sheet. The MAX14933 transfers digital signals between circuits with different power domains at ambient temperatures up to +125°C.

The device offers two bidirectional, open-drain channels for applications, such as I²C, that require data to be transmitted in both directions on the same line. To prevent latch-up action, the A-side outputs comprise special buffers that regulate the logic-low voltage at 0.9V (max), and the input logic-low threshold is at least 50mV lower than the output logic-low voltage. The B side features conventional buffers that do not regulate logic-low output voltage.


The device features independent 2.25V to 5.5V supplies on each side of the isolator. The device operates from DC to 1.7MHz and can be used in isolated I²C busses with clock stretching.

The MAX14933 is available in both a 16-pin wide-body (10.3mm x 7.5mm) and narrow-body (9.9mm x 3.9mm) SOIC package. All devices are rated for operation at ambient temperatures of -40°C to +125°C.

Applications

- I²C, SMBus, PMBus™ Interfaces
- Power Supplies
- Battery Management
- Instrumentation

Functional Diagram



PMBus is a trademark of SMIF, Inc.

Benefits and Features

- Robust Galvanic Isolation of Digital Signals
 - Withstands 2.75kV_{RMS} for 60s (V_{ISO})
 - Continuously Withstands 443V_{RMS} (V_{IOWM})
 - 630V_{PEAK} Repetitive Peak Voltage (V_{IORM})
 - Withstands ±10kV Surge per IEC 61000-4-5
 - 2 Packages (4mm or 8mm Creepage and Clearance)
- Interfaces Directly with Most Micros and FPGAs
 - Accepts 2.25V to 5.5V Supplies
 - Bidirectional Data Transfer from DC to 1.7MHz
- Low Power Consumption
 - 5.3mA per Channel Typical at 1.7MHz

Safety Regulatory Approvals

- UL According to UL1577
- cUL According to CSA Bulletin 5A
- VDE 0884-11 Basic Insulation

Ordering Information appears at end of data sheet.

Absolute Maximum Ratings

V _{DDA} to G _{NDA}	-0.3V to +6V	Continuous Power Dissipation (T _A = +70°C)
V _{DDB} to G _{NDB}	-0.3V to +6V	Wide SOIC (derate 14.1mW/°C above +70°C)
I/OA_ to G _{NDA}	-0.3V to +6V	Narrow SOIC (derate 20mW/°C above +70°C).....
I/OB_ to G _{NDB}	-0.3V to +6V	Operating Temperature Range.....
Short-Circuit Duration		Maximum Junction Temperature
(I/OA_ to G _{NDA} , I/OB_ to G _{NDB})	Continuous	Storage Temperature Range.....
		Lead Temperature (soldering, 10s)
		Soldering Temperature (reflow)

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

16 Wide SOIC

Package Code	W16M+8
Outline Number	21-0042
Land Pattern Number	90-0107
THERMAL RESISTANCE, FOUR-LAYER BOARD	
Junction to Ambient (θ _{JA})	71°C/W
Junction to Case (θ _{JC})	23°C/W

16 Narrow SOIC

Package Code	S16M+11
Outline Number	21-0041
Land Pattern Number	90-0442
THERMAL RESISTANCE, FOUR-LAYER BOARD	
Junction to Ambient (θ _{JA})	50°C/W
Junction to Case (θ _{JC})	8°C/W

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

DC Electrical Characteristics

(V_{DDA} - V_{GNDA} = +2.25V to +5.5V, V_{DDB} - V_{GNDB} = +2.25V to +5.5V, T_A = -40°C to +125°C, unless otherwise noted. Typical values are at V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} - V_{GNDB} = +3.3V, V_{GNDA} = V_{GNDB}, T_A = +25°C, unless otherwise noted.) (Note 1) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY						
Operating Supply Voltage	V _{DDA}	Relative to GNDA	2.25		5.5	V
	V _{DDB}	Relative to GNDB	2.25		5.5	V
Undervoltage-Lockout Threshold	V _{UVLO_}	V _{DD} rising	1.7	2.0	2.2	V
Undervoltage-Lockout Threshold Hysteresis	V _{UVLO_} HYST			85		mV
Supply Current	I _{DDA}	Side A, all channels DC or 1.7MHz	V _{DDA} = 5V	6	9	mA
			V _{DDA} = 3.3V	6	9	
			V _{DDA} = 2.5V	5.9	9	
	I _{DDB}	Side B, all channels DC or 1.7MHz	V _{DDB} = 5V	4.8	8	
			V _{DDB} = 3.3V	4.8	8	
			V _{DDB} = 2.5V	4.7	8	
Static Output Loading	I _{I/OA_}	Side A	0.5		3	mA
	I _{I/OB_}	Side B	0.5		30	
LOGIC INPUTS AND OUTPUTS						
Input High Voltage	V _{IH}	V _{I/OA_} relative to GNDA	0.7			V
		V _{I/OB_} relative to GNDB	0.7 x V _{DDB}			
Input Low Voltage	V _{IL}	V _{I/OA_} relative to GNDA			0.5	V
		V _{I/OB_} relative to GNDB			0.3 x V _{DDB}	
Input/Output Logic-Low Level Difference	DV _{I/OL}	I _{I/OA_} (Note 3), V _{OL} - V _{IL}	50			mV
Output Voltage Low	V _{OL}	V _{I/OA_} relative to GNDA, I _{I/OA_} = 3mA sink	600		900	mV
		V _{I/OA_} relative to GNDA, I _{I/OA_} = 0.5mA sink	600		850	
		V _{I/OB_} relative to GNDB, I _{I/OB_} = 30mA sink			400	
Leakage Current	I _L	I _{I/OA_} = V _{DDA} , I _{I/OB_} = V _{DDB}	-1		+1	μA
Input Capacitance	C _{IN}	I _{I/OA_} , I _{I/OB_} , f = 1MHz		5		pF

Dynamic Characteristics

($V_{DDA} - V_{GNDA} = +2.25V$ to $+5.5V$, $V_{DDB} - V_{GNDB} = +2.25V$ to $+5.5V$, $T_A = -40^\circ C$ to $+125^\circ C$, unless otherwise noted. Typical values are at $V_{DDA} - V_{GNDA} = +3.3V$, $V_{DDB} - V_{GNDB} = +3.3V$, $V_{GNDA} = V_{GNDB}$, $T_A = +25^\circ C$, unless otherwise noted.) (Note 4)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Common-Mode Transient Immunity	CMTI	IN_ = GND_ or V _{DD_} (Note 5)			25		kV/ μ s
Maximum Frequency	f _{MAX}					1.7	MHz
Fall Time (Figure 1)	t _{FA}	I/OA_ = 0.9V _{DDA} to 0.9V	4.5V \leq V _{DDA} , V _{DDB} \leq 5.5V, C _{LA} = 40pF, R _A = 1.6k Ω , C _{LB} = 400pF, R _B = 180 Ω			80	ns
			3.0V \leq V _{DDA} , V _{DDB} \leq 3.6V, C _{LA} = 40pF, R _A = 1k Ω , C _{LB} = 400pF, R _B = 120 Ω			65	
			2.25V \leq V _{DDA} , V _{DDB} \leq 2.75V, C _{LA} = 40pF, R _A = 810 Ω , C _{LB} = 400pF, R _B = 91 Ω			55	
	t _{FB}	I/OB_ = 0.9V _{DDB} to 0.1V _{DDB}	4.5V \leq V _{DDA} , V _{DDB} \leq 5.5V, C _{LA} = 40pF, R _A = 1.6k Ω , C _{LB} = 400pF, R _B = 180 Ω			35	
			3.0V \leq V _{DDA} , V _{DDB} \leq 3.6V, C _{LA} = 40pF, R _A = 1k Ω , C _{LB} = 400pF, R _B = 120 Ω			45	
			2.25V \leq V _{DDA} , V _{DDB} \leq 2.75V, C _{LA} = 40pF, R _A = 810k Ω , C _{LB} = 400pF, R _B = 91 Ω			75	
Propagation Delay (Figure 1)	t _{PLHAB}	I/OA_ = 0.5V _{DDA} to I/OB_ = 0.7V _{DDB}	4.5V \leq V _{DDA} , V _{DDB} \leq 5.5V, C _{LA} = 0pF, R _A = 1.6k Ω , C _{LB} = 0pF, R _B = 180 Ω			20	ns
			3.0V \leq V _{DDA} , V _{DDB} \leq 3.6V, C _{LA} = 0pF, R _A = 1k Ω , C _{LB} = 0pF, R _B = 120 Ω			25	
			2.25V \leq V _{DDA} , V _{DDB} \leq 2.75V, C _{LA} = 0pF, R _A = 810 Ω , C _{LB} = 0pF, R _B = 91 Ω			35	
	t _{PHLAB}	I/OA_ = 0.5V _{DDA} to I/OB_ = 0.4V	4.5V \leq V _{DDA} , V _{DDB} \leq 5.5V, C _{LA} = 0pF, R _A = 1.6k Ω , C _{LB} = 0pF, R _B = 180 Ω			80	
			3.0V \leq V _{DDA} , V _{DDB} \leq 3.6V, C _{LA} = 0pF, R _A = 1k Ω , C _{LB} = 0pF, R _B = 120 Ω			95	
			2.25V \leq V _{DDA} , V _{DDB} \leq 2.75V, C _{LA} = 0pF, R _A = 810 Ω , C _{LB} = 0pF, R _B = 91 Ω			110	

Dynamic Characteristics (continued)

($V_{DDA} - V_{GNDA} = +2.25V$ to $+5.5V$, $V_{DDB} - V_{GNDB} = +2.25V$ to $+5.5V$, $T_A = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at $V_{DDA} - V_{GNDA} = +3.3V$, $V_{DDB} - V_{GNDB} = +3.3V$, $V_{GNDA} = V_{GNDB}$, $T_A = +25^{\circ}C$, unless otherwise noted.) (Note 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Propagation Delay (Figure 1)	t_{PLHBA}	$4.5V \leq V_{DDA}, V_{DDB} \leq 5.5V$, $C_{LA} = 0pF, R_A = 1.6k\Omega$, $C_{LB} = 0pF, R_B = 180\Omega$			25	ns
		$3.0V \leq V_{DDA}, V_{DDB} \leq 3.6V$, $C_{LA} = 0pF, R_A = 1k\Omega$, $C_{LB} = 0pF, R_B = 120\Omega$			25	
		$2.25V \leq V_{DDA}, V_{DDB} \leq 2.75V$, $C_{LA} = 0pF, R_A = 810\Omega$, $C_{LB} = 0pF, R_B = 91\Omega$			35	
	t_{PHLBA}	$4.5V \leq V_{DDA}, V_{DDB} \leq 5.5V$, $C_{LA} = 0pF, R_A = 1.6k\Omega$, $C_{LB} = 0pF, R_B = 180\Omega$			115	
		$3.0V \leq V_{DDA}, V_{DDB} \leq 3.6V$, $C_{LA} = 0pF, R_A = 1k\Omega$, $C_{LB} = 0pF, R_B = 120\Omega$			115	
		$2.25V \leq V_{DDA}, V_{DDB} \leq 2.75V$, $C_{LA} = 0pF, R_A = 810\Omega$, $C_{LB} = 0pF, R_B = 91\Omega$			125	
Pulse-Width Distortion	PWD_{AB}	$4.5V \leq V_{DDA}, V_{DDB} \leq 5.5V$			65	ns
		$3.0V \leq V_{DDA}, V_{DDB} \leq 3.6V$			65	
		$2.25V \leq V_{DDA}, V_{DDB} \leq 2.75V$			80	
	PWD_{BA}	$4.5V \leq V_{DDA}, V_{DDB} \leq 5.5V$			95	
		$3.0V \leq V_{DDA}, V_{DDB} \leq 3.6V$			95	
		$2.25V \leq V_{DDA}, V_{DDB} \leq 2.75V$			100	

ESD Protection

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ESD		Human body model, all pins		±4		kV

Note 1: All devices are 100% production tested at $T_A = +125^{\circ}C$. Specifications over temperature are guaranteed by design.

Note 2: All currents into the device are positive; all currents out of the device are negative. All voltages are referenced to ground on the corresponding side of the device, unless otherwise noted.

Note 3: This is the minimum difference between the output logic-low level and the input logic threshold. This ensures that there is no possibility of the part latching up the bus to which it is connected.

Note 4: Not production tested. Guaranteed by design.

Note 5: CMTI is the maximum sustainable common-mode voltage slew rate while maintaining operation. CMTI applies to both rising and falling common-mode voltage edges. Tested with the transient generator connected between GNDA and GNDB ($V_{CM} = 1000V$).




Figure 1. Test Circuit (A) and Timing Diagram (B)

Safety Regulatory Approvals

UL
The MAX14933 are certified under UL1577. For more details, refer to file E351759.
Rated up to 3750V _{RMS} isolation voltage for single protection.
cUL (EQUIVALENT TO CSA NOTICE 5A)
The MAX14933 are certified up to 3750V _{RMS} for single protection. For more details, refer to file E351759.
VDE
The MAX14933 are certified to DIN VDE V 0884-11: 2017-01. For details, see file ref. 5015017-4880-0001/272147/TL7/SCT. Basic Insulation, Maximum Transient Isolation Voltage 4600V _{PK} (Narrow SOIC) or 8400V _{PK} (Wide SOIC), Maximum Repetitive Peak Isolation Voltage 630V _{PK} (Narrow SOIC) or 1200V _{PK} (Wide SOIC)

This coupler is suitable for "safe electrical insulation" only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

IEC Insulation Testing

TUV
The MAX14933 are tested under TUV.
IEC 60950-1: Up to 630V _{PK} (443V _{RMS}) working voltage for basic insulation.
IEC 61010-1 (ed. 3): Up to 443V _{RMS} working voltage for basic insulation. For details, see Technical Report number 095-72100581-100.
IEC 60601-1 (ed. 3): For details, see Technical Report number 095-72100581-200.
Basic Insulation 1 MOOP, 630V _{PK} (443V _{RMS})
Withstand Isolation Voltage (V _{ISO}) for 60s, 2750V _{RMS}

MAX14933 Insulation Characteristics

PARAMETER	SYMBOL	CONDITIONS	VALUE	UNITS
Partial Discharge Test Voltage	V _{PR}	Method B1 = V _{IORM} × 1.875 (t = 1s, partial discharge < 5pC)	1182	V _P
Maximum Repetitive Peak Isolation Voltage	V _{IORM}	(Note 6)	630	V _P
Maximum Working Isolation Voltage	V _{IOWM}	Continuous RMS voltage (Note 6)	443	V _{RMS}
Maximum Transient Isolation Voltage	V _{IOTM}	t = 1s (Note 6)	4600	V _P
Maximum Withstand Isolation Voltage	V _{ISO}	f _{SW} = 60Hz, duration = 60s (Note 6, 7)	2750	V _{RMS}
Maximum Surge Isolation Voltage	V _{IOSM}	Basic insulation, 1.2/50μs pulse per IEC 61000-4-5 (Note 6, 8)	10	kV
Insulation Resistance	R _{IO}	V _{IO} = 500V, T _A = 25°C	> 10 ¹²	Ω
		V _{IO} = 500V, 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	
		V _{IO} = 500V at T _S = 150°C	> 10 ⁹	
Barrier Capacitance Side A to Side B	C _{IO}	f _{SW} = 1MHz (Note 9)	2	pF
Minimum Creepage Distance	CPG	Wide SOIC	8	mm
		Narrow SOIC	4	
Minimum Clearance Distance	CLR	Wide SOIC	8	mm
		Narrow SOIC	4	
Internal Clearance		Distance through insulation	0.015	mm
Comparative Tracking Index	CTI	Material Group II (IEC 60112)	575	
Climatic Category			40/125/21	
Pollution Degree (DIN VDE 0110, Table 1)			2	

Note 6: V_{ISO}, V_{IOTM}, V_{IOSM}, V_{IOWM}, and V_{IORM} are defined by the IEC 60747-5-5 standard.

Note 7: Products are qualified at V_{ISO} for 60s and 100% production tested at 120% of V_{ISO} for 1s.

Note 8: Devices are immersed in oil during surge characterization.

Note 9: Capacitance is measured with all pins on field-side and logic-side tied together.

Safety Limits

Damage to the IC can result in a low-resistance path to ground or to the supply and, without current limiting, the MAX14933 could dissipate excessive amounts of power. Excessive power dissipation can damage the die and result in damage to the isolation barrier, potentially causing downstream issues. [Table 1](#) shows the safety limits for the MAX14933.

The maximum safety temperature (T_S) for the device is the 150°C maximum junction temperature specified in the [Absolute Maximum Ratings](#). The power dissipation (P_D) and junction-to-ambient thermal impedance (θ_{JA}) determine the junction temperature. Thermal impedance values (θ_{JA} and θ_{JC}) are available in the [Package Information](#) section of the datasheet. Calculate the junction temperature (T_J) as:

$$T_J = T_A + (P_D \times \theta_{JA})$$

[Figure 2](#) to [Figure 3](#) show the thermal derating curves for the safety power limiting of the devices. [Figure 4](#) shows the thermal derating curve for the safety current limiting of the devices. Ensure that the junction temperature does not exceed 150°C.




Figure 3. Thermal Derating Curve for Safety Power Limiting - Narrow SOIC




Figure 2. Thermal Derating Curve for Safety Power Limiting - Wide SOIC










Figure 4. Thermal Derating Curve for Safety Current Limiting

Table 1. Safety Limiting Values for the MAX14933

PARAMETER	SYMBOL	TEST CONDITIONS	MAX	UNITS	
Safety Current on Any Pin (No Damage to Isolation Barrier)	I _S	T _J = 150°C, T _A = 25°C	300	mA	
Total Safety Power Dissipation	P _S	T _J = 150°C, T _A = 25°C	Wide SOIC	1760	mW
			Narrow SOIC	2500	
Maximum Safety Temperature	T _S		150	°C	







Typical Operating Characteristics

($V_{DDA} - V_{GNDA} = +3.3V$, $V_{DDB} - V_{GNDB} = +3.3V$, $V_{GNDA} = V_{GNDB}$, $T_A = +25^\circ C$, unless otherwise noted.)




Typical Operating Characteristics (continued)

(V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} - V_{GNDB} = +3.3V, V_{GNDA} = V_{GNDB}, T_A = +25°C, unless otherwise noted.)




Pin Configuration



Pin Description

PIN	NAME	FUNCTION	VOLTAGE RELATIVE TO
1, 7	GNDA	Ground Reference For Side A. Ensure both pins 1 and 7 are connected to GNDA.	—
2, 8	I.C.	Internally Connected. Connect to GNDA or leave unconnected.	GNDA
4, 13	N.C.	No Connection. Not internally connected.	—
3	V _{DDA}	Power Supply. Bypass V _{DDA} with a 0.1µF ceramic capacitor as close as possible to the pin.	GNDA
5	I/OA1	Bidirectional Input/Output 1 On Side A. I/OA1 is translated to/from I/OB1 and is an open-drain output.	GNDA
6	I/OA2	Bidirectional Input/Output 2 On Side A. I/OA2 is translated to/from I/OB2 and is an open-drain output.	GNDA
9, 16	GNDB	Ground Reference For Side B.	—
10, 15	I.C.	Internally Connected. Connect to GNDB or leave unconnected.	GNDB
11	I/OB2	Bidirectional Input/Output 2 On Side B. I/OB2 is translated to/from I/OA2 and is an open-drain output.	GNDB
12	I/OB1	Bidirectional Input/Output 1 On Side B. I/OB1 is translated to/from I/OA1 and is an open-drain output.	GNDB
14	V _{ddb}	Power Supply. Bypass V _{ddb} with a 0.1µF ceramic capacitor as close as possible to the pin.	GNDB

Typical Application Circuit



Detailed Description

The MAX14933 is a two-channel, 2.75kV_{RMS} I²C isolator utilizing Maxim's proprietary process technology. For applications requiring 5kV_{RMS} of isolation, refer to the MAX14937 data sheet. The device transfers digital signals between circuits with different power domains at ambient temperatures up to +125°C.

The device offers two bidirectional, open-drain channels for applications, such as I²C, that require data to be transmitted in both directions on the same line.

The device features independent 2.25V to 5.5V supplies on each side of the isolator. The device operates from DC to 1.7MHz and can be used in isolated I²C busses with clock stretching. The wide temperature range and high isolation voltage make the device ideal for use in harsh industrial environments.

Digital Isolation

The device provides galvanic isolation for digital signals that are transmitted between two ground domains. Up to 630V_{PEAK} of continuous isolation is supported, as well as transient differences of up to 2.75kV_{RMS} for up to 60s.

Bidirectional Channels

The device features two bidirectional channels that have open-drain outputs. The bidirectional channels do not require a direction control input. A logic-low on one side causes the corresponding pin on the other side to be pulled low while avoiding data latching within the device. I/OA1 and I/OA2 outputs comprise special buffers that regulate the logic-low voltage at approximately 0.7V. The input logic-low threshold (V_{IL}) of I/OA1 and I/OA2 is at least 50mV lower than the output logic-low voltage of I/OA1 and I/OA2. This prevents an output logic-low on side A from being accepted as an input low and subsequently transmitted to side B; thus, preventing a latching action. I/OB1 and I/OB2 are conventional outputs that do not regulate the logic-low output voltage.

Due to their nature, the A-side output buffers of the MAX14933 cannot be connected together, or to a device with similar buffers or rise-time accelerators. However, the B-side output buffers of the MAX14933 can be connected together, or to any other bidirectional buffer or level translator.

The I/OA1, I/OA2, I/OB1, and I/OB2 pins have open-drain outputs, requiring pullup resistors to their respective supplies for logic-high outputs. The output low voltages are guaranteed for sink currents of up to 30mA for side B, and 3mA for side A (see the [DC Electrical Characteristics](#) table). The device supports I²C clock stretching.

Startup and Undervoltage Lockout

The V_{DDA} and V_{DDB} supplies are both internally monitored for undervoltage conditions. Undervoltage events can occur during power-up, power-down, or during normal operation due to a sagging supply voltage. When an undervoltage event is detected on either of the supplies, all bidirectional outputs become high-impedance and are pulled high by the external pullup resistor on the open-drain outputs ([Table 2](#)). [Figure 5](#) through [Figure 8](#) show the behavior of the outputs during power-up and power-down.

Applications Information

Effect of Continuous Isolation on Lifetime

High-voltage conditions cause insulation to degrade over time. Higher voltages result in faster degradation. Even the high-quality insulating material used in the device can degrade over long periods of time with a constant high voltage across the isolation barrier.

Power-Supply Sequencing

The MAX14933 does not require special power-supply sequencing. The logic levels are set independently on either side by V_{DDA} and V_{DDB}. Each supply can be present over the entire specified range regardless of the level or presence of the other supply.

Power-Supply Decoupling

To reduce ripple and the chance of introducing data errors, bypass V_{DDA} and V_{DDB} with 0.1μF ceramic capacitors to GNDA and GNDB, respectively. Place the bypass capacitors as close as possible to the power-supply input pins.

Input/Output Capacitive Loads

For optimal performance, ensure that C_{LA} is ≤ 40pF and C_{LB} ≤ 400pF (see [Figure 1](#)).

Layout Considerations

The PCB designer should follow some critical recommendations in order to get the best performance from the design.

- Keep the input/output traces as short as possible. To keep signal paths low-inductance, avoid using vias.
- Have a solid ground plane underneath the high-speed signal layer.
- Keep the area underneath the MAX14933 free from ground and signal planes. Any galvanic or metallic connection between the Side A and Side B defeats the isolation.

Table 2. Output Behavior During Undervoltage Conditions

V _{DDA}	V _{DDB}	V _{I/OA_}	V _{I/OB_}
Powered	Powered	1	1
Powered	Powered	0	0
Undervoltage	Powered	High-Z	High-Z
Powered	Undervoltage	High-Z	High-Z




Figure 5. Undervoltage-Lockout Behavior (I/OB_ Set High)




Figure 6. Undervoltage-Lockout Behavior (I/OA_ Set High)




Figure 7. Undervoltage-Lockout Behavior (I/OB_ Set Low)




Figure 8. Undervoltage-Lockout Behavior (I/OA_ Set Low)

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX14933AWE+	-40°C to +125°C	16 Wide SOIC
MAX14933ASE+	-40°C to +125°C	16 Narrow SOIC

+Denotes a lead(Pb)-free/RoHS-compliant package.

Chip Information

PROCESS: BiCMOS