

### **General Description**

The MAX15012/MAX15013 high-frequency, 175V halfbridge, n-channel MOSFET drivers drive high- and lowside MOSFETs in high-voltage applications. These drivers are independently controlled and their 35ns typical propagation delay, from input to output, are matched to within 2ns (typ). The high-voltage operation with very low and matched propagation delay between drivers, and high source/sink current capabilities make these devices suitable for the high-power, high-frequency telecom power converters. A reliable on-chip bootstrap diode connected between VDD and BST eliminates the need for an external discrete diode.

The MAX15012A/C and MAX15013A/C offer both noninverting drivers (see the Selector Guide). The MAX15012B/D and MAX15013B/D offer a noninverting high-side driver and an inverting low-side driver. The MAX15012A/B/C/D feature CMOS (VDD/2) logic inputs. The MAX15013A/B/C/D feature TTL logic inputs. The drivers are available in the industry-standard 8-pin SO footprint and pin configuration and a thermally enhanced 8-pin SO package. All devices operate over the -40°C to +125°C automotive temperature range.

### **Applications**

Telecom Half-Bridge Power Supplies Two-Switch Forward Converters Full-Bridge Converters **Active-Clamp Forward Converters** Power-Supply Modules Motor Control

Pin Configurations and Typical Operating Circuit appear at the end of data sheet.

#### **Features**

- ♦ HIP2100/HIP2101 Pin Compatible (MAX15012A/C and MAX15013A/C)
- ♦ Up to 175V Input Operation
- ♦ 8V to 12.6V Vpp Input Voltage Range
- ♦ 2A Peak Source and Sink Current Drive Capability
- ♦ 35ns Typical Propagation Delay
- ♦ Guaranteed 8ns Propagation Delay Matching **Between Drivers**
- ♦ Up to 500kHz Switching Frequency
- ♦ Available in CMOS (V<sub>DD</sub>/2) or TTL Logic-Level Inputs with Hysteresis
- ♦ Up to 14V Logic Inputs Independent of Input Voltage
- ♦ Low 2.5pF Input Capacitance
- ♦ Low 70µA Supply Current
- Versions Available with Combination of Noninverting and Inverting Drivers (MAX15012B/D and MAX15013B/D)
- ♦ Available in Industry-Standard 8-Pin SO and Thermally Enhanced SO Packages

### **Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX15012AASA+	-40°C to +125°C	8 SO	S8-5
MAX15012BASA+	-40°C to +125°C	8 SO	S8-5
MAX15012CASA+*	-40°C to +125°C	8 SO-EP**	S8E+14
MAX15012DASA+*	-40°C to +125°C	8 SO-EP**	S8E+14

#### Ordering Information continued at end of data sheet.

- +Denotes lead-free package.
- \*Future product—contact factory for availability.

#### **Selector Guide**

PART	HIGH-SIDE DRIVER	LOW-SIDE DRIVER	LOGIC LEVELS	PIN COMPATIBLE
MAX15012AASA+	Noninverting	Noninverting	CMOS (V <sub>DD</sub> /2)	HIP 2100IB
MAX15012BASA+	Noninverting	Inverting	CMOS (V <sub>DD</sub> /2)	_
MAX15012CASA+	Noninverting	Noninverting	CMOS (V <sub>DD</sub> /2)	HIP 2100IB
MAX15012DASA+	Noninverting	Inverting	CMOS (V <sub>DD</sub> /2)	_
MAX15013AASA+	Noninverting	Noninverting	TTL	HIP 2101IB
MAX15013BASA+	Noninverting	Inverting	TTL	_
MAX15013CASA+	Noninverting	Noninverting	TTL	HIP 2101IB
MAX15013DASA+	Noninverting	Inverting	TTL	_

MIXIM

<sup>\*\*</sup>EP = Exposed pad.

#### ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND, un	less otherwise noted.)
V <sub>DD</sub> , IN_H, IN_L	0.3V to +14V
DL	0.3V to (V <sub>DD</sub> + 0.3V)
HS	5V to +180V
DH to HS	0.3V to (V <sub>DD</sub> + 0.3V)
BST to HS	0.3V to +14V
dV/dt at HS	50V/ns
Continuous Power Dissipation (TA =	: +70°C)
8-Pin SO (derate 5.9mW/°C above	e +70°C)470.6mW
8-Pin SO-EP (derate 19.2mW/°C a	above +70°C) 1538.5mW

Junction-to-Case Thermal Resistance (θ <sub>JC</sub> )(Note 1) 8-Pin SO	
8-Pin SO-EP	
Junction-to-Ambient Thermal Resistance (θJA)(Note	1)
8-Pin SO	170°C/W
8-Pin SO-EP	52°C/W
Maximum Junction Temperature	+150°C
Operating Temperature Range40°0	C to +125°C
Storage Temperature Range65°C	C to +150°C
Lead Temperature (soldering, 10s)	+300°C

<sup>\*</sup>Per JEDEC 51 Standard Multilayer board.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JE5D51-7, using a four-layer board. For detailed information on package thermal considerations, see <a href="https://www.maxim-ic.com/thermal-tutorial">www.maxim-ic.com/thermal-tutorial</a>.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = V_{BST} = +8V \text{ to } +12.6V, V_{HS} = GND = 0V, T_A = T_J = -40^{\circ}C \text{ to } +125^{\circ}C, \text{ unless otherwise noted.}$  Typical values are at  $V_{DD} = V_{BST} = +12V$  and  $T_A = +25^{\circ}C.$ ) (Note 2)

PARAMETER	SYMBOL	BOL CONDITIONS		TYP	MAX	UNITS
POWER SUPPLIES	•		•			
Operating Supply Voltage	V <sub>DD</sub>	(Notes 3 and 4)	8.0		12.6	V
V <sub>DD</sub> Quiescent Supply Current (No Switching)	I <sub>DD</sub>	IN_H = IN_L = GND (for A/C versions), IN_H = GND, IN_L = V <sub>DD</sub> (for B/D versions)		70	140	μΑ
V <sub>DD</sub> Operating Supply Current	IDDO	$f_{SW} = 500kHz, V_{DD} = +12V$			3	mA
BST Quiescent Supply Current	I <sub>BST</sub>	IN_H = IN_L = GND (for A/C versions), IN_H = GND, IN_L = V <sub>DD</sub> (for B/D versions)		15	40	μΑ
BST Operating Supply Current	I <sub>BSTO</sub>	$f_{SW} = 500kHz$ , $V_{DD} = V_{BST} = +12V$			3	mA
UVLO (V <sub>DD</sub> to GND)	UVLO <sub>VDD</sub>	V <sub>DD</sub> rising	6.5	7.3	8.0	V
UVLO (BST to HS)	UVLO <sub>BST</sub>	BST rising	6.0	6.9	7.8	V
UVLO Hysteresis				0.5		V
LOGIC INPUT						
Input-Logic High	V <sub>IH</sub> _	MAX15012_, CMOS (V <sub>DD</sub> /2) version	0.67 x V <sub>DD</sub>	0.55 x V <sub>DD</sub>		V
		MAX15013_, TTL version	2	1.65		
Input-Logic Low	V <sub>IL</sub> _	MAX15012_, CMOS (V <sub>DD</sub> /2) version		0.4 x V <sub>DD</sub>	0.33 x V <sub>DD</sub>	V
		MAX15013_, TTL version		1.4	0.8	
Logic Input Hystorogic	\/. p.co	MAX15012_, CMOS (V <sub>DD</sub> /2) version		1.6		\/
Logic-Input Hysteresis	VHYS	MAX15013_, TTL version		0.25		V

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = V_{BST} = +8V \text{ to } +12.6V, \ V_{HS} = GND = 0V, \ T_A = T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \ unless otherwise noted.}$  Typical values are at  $V_{DD} = V_{BST} = +12V \text{ and } T_A = +25^{\circ}\text{C}.)$  (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
		$V_{IN\_L} = V_{DD}$ for MAX15013 MAX15013B/MAX15013D	2B/MAX15012D/				
Logic-Input Current	I_IN	VIN H = 0V		-1	+0.001	+1	μA
		V <sub>IN_L</sub> = 0V for MAX15012/ MAX15013A/MAX15013C	A/MAX15012C/				
		IN_H to GND					
Input Resistance	R <sub>IN</sub>	IN_L to V <sub>DD</sub> for MAX15012 MAX15013B/MAX15013D	2B/MAX15012D/	1			MΩ
		IN_L to GND for MAX1501 MAX15013A/MAX15013C	2A/MAX15012C/				
Input Capacitance	C <sub>IN</sub>				2.5		pF
HIGH-SIDE GATE DRIVER							
HS Maximum Voltage	VHS_MAX	V <sub>DD</sub> ≤ 10.5V (Note 4)		175			V
BST Maximum Voltage	V <sub>BST_MAX</sub>	V <sub>DD</sub> ≤ 10.5V (Note 4)		189			V
Driver Output Resistance	Povilip	$V_{DD} = 12V, I_{DH} = 100mA$	$T_A = +25$ °C		2.5	3.3	Ω
(Sourcing)	RON_HP	(sourcing)	$T_A = +125^{\circ}C$		3.5	4.6	52
Driver Output Resistance	PONTUN	$V_{DD} = 12V, I_{DH} = 100mA$	$T_A = +25$ °C		2.1	2.8	Ω
(Sinking)	Ron_Hn	(sinking)	$T_A = +125^{\circ}C$		3.2	4.2	52
DH Reverse Current (Latchup Protection)		(Note 5)		400			mA
Power-Off Pulldown Clamp Voltage		V <sub>BST</sub> = 0V or floating, I <sub>DH</sub> = 1mA (sinking)			0.94	1.16	V
Peak Output Current (Sourcing)		$C_L = 10nF, V_{DH} = 0V$			2		А
Peak Output Current (Sinking)	IDH_PEAK	C <sub>L</sub> = 10nF, V <sub>DH</sub> = 12V			2		А
LOW-SIDE GATE DRIVER	•						
Driver Output Resistance	D	V <sub>DD</sub> = 12V, I <sub>DL</sub> = 100mA	T <sub>A</sub> = +25°C		2.5	3.3	0
(Sourcing)	RON_LP	(sourcing)	T <sub>A</sub> = +125°C		3.5	4.6	Ω
Driver Output Resistance	D	V <sub>DD</sub> = 12V, I <sub>DL</sub> = 100mA	T <sub>A</sub> = +25°C		2.1	2.8	0
(Sinking)	Ron_ln	(sinking)	$T_A = +125^{\circ}C$		3.2	4.2	Ω
Reverse Current at DL (Latchup Protection)		(Note 5)		400			mA
Power-Off Pulldown Clamp Voltage		$V_{DD} = 0V$ or floating, $I_{DL} = 1$ mA (sinking)			0.95	1.16	V
Peak Output Current (Sourcing)	I <sub>PK_LP</sub>	$C_L = 10nF, V_{DL} = 0V$			2		А
Peak Output Current (Sinking)	I <sub>PK_LN</sub>	$C_L = 10nF, V_{DL} = 12V$			2		А
INTERNAL BOOTSTRAP DIODE				•			
Forward Voltage Drop	VF	I <sub>BST</sub> = 100mA			0.91	1.11	V
Turn-On and Turn-Off Time	t <sub>R</sub>	I <sub>BST</sub> = 100mA			40		ns

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = V_{BST} = +8V \text{ to } +12.6V, V_{HS} = GND = 0V, T_A = T_J = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_{DD} = V_{BST} = +12V \text{ and } T_A = +25^{\circ}\text{C}.)$  (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
SWITCHING CHARACTERISTICS FOR HIGH- AND LOW-SIDE DRIVERS (VDD = VBST = +12V)							
		C <sub>L</sub> = 1000pF			7		
Rise Time	t <sub>R</sub>	$C_L = 5000pF$			33		ns
		$C_L = 10,000pF$			65		
		C <sub>L</sub> = 1000pF			7		
Fall Time	tF	C <sub>L</sub> = 5000pF	C <sub>L</sub> = 5000pF		33		ns
		C <sub>L</sub> = 10,000pF			65		
Turn-On Propagation Delay Time	to ou	$t_{D\_ON}$ Figure 1, $C_L = 1000pF$ CMOS (Note 5)	CMOS		30	55	ns
Turn-Orr Fropagation Delay Time	ıD_ON		TTL		35	63	115
Turn Off Propagation Dalay Time	to 055	Figure 1, C <sub>L</sub> = 1000pF	CMOS		30	55	no
Turn-Off Propagation Delay Time	tD_OFF	(Note 5)	TTL		35	63	ns
Delay Matching Between Driver- Low and Driver-High	<sup>†</sup> MATCH	C <sub>L</sub> = 1000pF, Figure 1 (Note 5)			2	8	ns
Internal Nonoverlap					1		ns
Minimum Pulse Width Input Logic	tow.	V <sub>DD</sub> = V <sub>BST</sub> = 12V			135		ns
(Note 6)	tpw-min	$V_{DD} = V_{BST} = 8V$			170		115

Note 2: All devices are 100% tested at TA = +125°C. Limits over temperature are guaranteed by design.

Note 3: Ensure that the V<sub>DD</sub>-to-GND or BST-to-HS transient voltage does not exceed 13.2V.


**Note 4:** Maximum operating supply voltage (V<sub>DD</sub>) reduces linearly from 12.6V to 10.5V with its maximum voltage (V<sub>HS\_MAX</sub>) increasing from 125V to 175V. See the *Typical Operating Characteristics* and *Applications Information* sections.


Note 5: Guaranteed by design, not production tested.


Note 6: See the Minimum Input Pulse Width section.


### **Typical Operating Characteristics**


(Typical values are at  $V_{DD} = V_{BST} = +12V$  and  $T_A = +25^{\circ}C$ , unless otherwise specified.)




















### Typical Operating Characteristics (continued)

(Typical values are at  $V_{DD} = V_{BST} = +12V$  and  $T_A = +25^{\circ}C$ , unless otherwise specified.)







DH OR DL OUTPUT LOW VOLTAGE vs. TEMPERATURE




PEAK DH AND DL SOURCE/SINK CURRENT




DH OR DL RISE TIME vs. Temperature (C<sub>L</sub> = 10nF)



DH OR DL FALL TIME vs. TEMPERATURE (C<sub>load</sub> = 10nf)





DH OR DL RISE PROPAGATION DELAY vs. TEMPERATURE




### Typical Operating Characteristics (continued)

(Typical values are at  $V_{DD} = V_{BST} = +12V$  and  $T_A = +25^{\circ}C$ , unless otherwise specified.)







#### **DELAY MATCHING (DH/DL RISING)**



#### **DELAY MATCHING (DH/DL FALLING)**



#### DH/DL RESPONSE TO V<sub>DD</sub> GLITCH



## **Pin Description**

PIN	NAME	FUNCTION
1	V <sub>DD</sub>	Power Input. Bypass V <sub>DD</sub> to GND with a parallel combination of 0.1µF and 1µF ceramic capacitors.
2	BST	Boost Flying Capacitor Connection. Connect a 0.1µF ceramic capacitor between BST and HS for the high-side MOSFET driver supply.
3	DH	High-Side-Gate Driver Output. Driver output for the high-side MOSFET gate.
4	HS	Source Connection for High-Side MOSFET. Also serves as a return terminal for the high-side driver.
5	IN_H	High-Side Noninverting Logic Input
6	IN_L	Low-Side Noninverting Logic Input (MAX15012A/C and MAX15013A/C). Low-side inverting logic input (MAX15012B/D and MAX15013B/D).
7	GND	Ground. Use GND as a return path to the DL driver output and IN_H/IN_L inputs.
8	DL	Low-Side-Gate Driver Output. Drives low-side MOSFET gate.
_	EP	Exposed Pad. Internally connected to GND. Externally connect the exposed pad to a large ground plane to aid in heat dissipation (MAX15012C/D and MAX15013C/D only).




Figure 1. Timing Characteristics for Noninverting and Inverting Logic Inputs

### **Detailed Description**

The MAX15012/MAX15013 are 175V/2A high-speed. half-bridge MOSFET drivers that operate from a supply voltage of +8V to +12.6V. The drivers are intended to drive a high-side switch without any isolation device like an optocoupler or drive transformer. The high-side driver is controlled by a TTL/CMOS logic signal referenced to ground. The 2A source and sink drive capability is achieved by using low RDS ON, p- and n-channel driver output stages. The BiCMOS process allows extremely fast rise/fall times and low propagation delays. The typical propagation delay from the logic-input signal to the driver output is 35ns with a matched propagation delay of 2ns typical. Matching these propagation delays is as important as the absolute value of the delay itself. The high 175V input voltage range allows plenty of margin above the 100V transient specification per telecom standards.

The maximum operating supply voltage (V<sub>DD</sub>) must be reduced linearly from 12.6V to 10.5V when the maximum voltage (V<sub>HS\_MAX</sub>) increases from 125V to 175V. See the *Typical Operating Characteristics*.

#### **Undervoltage Lockout**

Both the high- and low-side drivers feature undervoltage lockout (UVLO). The low-side driver's UVLO<sub>LOW</sub> threshold is referenced to GND and pulls both driver outputs low when V<sub>DD</sub> falls below 6.8V. The high-side driver has its own UVLO threshold (UVLO<sub>HIGH</sub>), referenced to HS, and pulls DH low when BST falls below 6.4V with respect to HS.

During turn-on, once VDD rises above its UVLO threshold, DL starts switching and follows the IN\_L logic input. At this time, the bootstrap capacitor is not charged and the BST-to-HS voltage is below UVLOBST. For synchronous buck and half-bridge converter topologies, the bootstrap capacitor can charge up in one cycle and normal operation begins in a few microseconds after the BST-to-HS voltage exceeds UVLOBST. In the two-switch forward topology, the BST capacitor takes some time (a few hundred microseconds) to charge and increase its voltage above UVLOBST.

The typical hysteresis for both UVLO thresholds is 0.5V. The bootstrap capacitor value should be selected carefully to avoid unintentional oscillations during turn-on and turn-off at the DH output. Choose the capacitor value about 20 times higher than the total gate capacitance of the MOSFET. Use a low-ESR-type X7R dielectric ceramic capacitor at BST (typically a 0.1µF ceramic capacitor is adequate) and a parallel combination of 1µF and 0.1µF ceramic capacitors from VDD to GND. The high-side MOSFET's continuous on-time is limited due to the charge loss from the high-side driver's qui-

escent current. The maximum on-time is dependent on the size of CBST, IBST (40µA max), and UVLOBST.

#### **Output Driver**

The MAX15012/MAX15013 have low  $2.5\Omega$  Rps on pchannel and n-channel devices (totem pole) in the output stage. This allows for a fast turn-on and turn-off of the high gate-charge switching MOSFETs. The peak source and sink current is typically 2A. Propagation delays from the logic inputs to the driver outputs are matched to within 8ns. The internal p- and n-channel MOSFETs have a 1ns break-before-make logic to avoid any cross conduction between them. This internal break-before-make logic eliminates shoot-through currents reducing the operating supply current as well as the spikes at VDD. See the Minimum Input Pulse Width section to understand the effects of propagation delays on DH and DL. The DL voltage is approximately equal to VDD, the DHto-HS voltage is approximately equal to VDD minus a diode drop, when they are in a high state and to zero when in a low state. The driver RDS\_ON is lower at higher VDD. Lower RDS ON means higher source and sink currents and faster switching speeds.

#### **Internal Bootstrap Diode**

An internal diode connects from V<sub>DD</sub> to BST and is used in conjunction with a bootstrap capacitor externally connected between BST and HS. The diode charges the capacitor from V<sub>DD</sub> when the DL low-side switch is on and isolates V<sub>DD</sub> when HS is pulled high as the high-side driver turns on (see the *Typical Operating Circuit*).

The internal bootstrap diode has a typical forward voltage drop of 0.9V and has a 10ns typical turn-off/turn-on time. For lower voltage drops from V<sub>DD</sub> to BST, connect an external Schottky diode between V<sub>DD</sub> and BST.

#### **Driver Logic Inputs (IN\_H, IN\_L)**

The MAX15012A/B/C/D are CMOS (VDD/2) logic-input drivers while the MAX15013A/B/C/D have TTL-compatible logic inputs. The logic-input signals are independent of VDD. For example, the IC can be powered by a 10V supply while the logic inputs are provided from a 12V CMOS logic. Also, the logic inputs are protected against voltage spikes up to 14V, regardless of the V<sub>DD</sub> voltage. The TTL and CMOS logic inputs have 250mV and 1.6V hysteresis, respectively, to avoid double pulsing during transition. The logic inputs are high-impedance pins and should not be left floating. The low 2.5pF input capacitance reduces loading and increases switching speed. The noninverting inputs are pulled down to GND and the inverting inputs are pulled up to VDD internally using a  $1M\Omega$  resistor. The PWM output from the controller must assume a proper state while powering up the device. With the logic inputs floating, the DH and DL outputs pull low as V<sub>DD</sub> rises up above the UVLO threshold.

#### **Minimum Input Pulse Width**

The MAX15012/MAX15013 use a single-shot level-shifter architecture to achieve low propagation delay. Typical level shifter architecture causes a minimum (high or low) pulse width (tDmin) at the output that may be higher than the logic-input pulse width. For the MAX15012/MAX15013 devices, the DH minimum high pulse-width (tDmin-DH-H) is lower than the DL minimum low pulse width (tDmin-DL-L) to avoid any shoot-through in the absence of external BBM delay during the narrow pulse at low duty cycle. See Figure 2.

At high duty cycle (close to 100%), the DH minimum low pulse width (tDmin-DH-L) must be higher than the DL minimum low pulse width (tDmin-DL-L) to avoid the overlap and shoot-through. See Figure 3. In case of the MAX15012/MAX15013, there is a possibility of about 40ns overlap if an external BBM delay is not provided. It is recommended to add external delay in the INH path so that the minimum low pulse width seen at INH is always longer than tpw-min. See the *Electrical Characteristics* table for the typical values of tpw-min.




Figure 2. Minimum Pulse-Width Behavior for Narrow Duty-Cycle Input (On-Time < tpw-min)




Figure 3. Minimum Pulse-Width Behavior for High Duty-Cycle Input (Off-Time < tpw-min)

### Applications Information

#### **Supply Bypassing and Grounding**

Pay extra attention to bypassing and grounding the MAX15012/MAX15013. Peak supply and output currents may exceed 4A when both drivers are driving large external capacitive loads in-phase. Supply drops and ground shifts create forms of negative feedback for inverters and may degrade the delay and transition times. Ground shifts due to insufficient device grounding may also disturb other circuits sharing the same AC ground return path. Any series inductance in the VDD, DH, DL, and/or GND paths can cause oscillations due to the very high di/dt when switching the MAX15012/ MAX15013 with any capacitive load. Place one or more 0.1µF ceramic capacitors in parallel as close to the device as possible to bypass VDD to GND. Use a ground plane to minimize ground return resistance and series inductance. Place the external MOSFET as close as possible to the MAX15012/MAX15013 to further minimize board inductance and AC path resistance.

#### **Power Dissipation**

Power dissipation in the MAX15012/MAX15013 is primarily due to power loss in the internal boost diode and the nMOS and pMOS FETs.

For capacitive loads, the total power dissipation for the device is:

$$P_D = (C_L \times V_{DD}^2 \times f_{SW}) + (I_{DDO} + I_{BSTO}) \times V_{DD}$$

where  $C_L$  is the combined capacitive load at DH and DL.  $V_{DD}$  is the supply voltage and fsw is the switching frequency of the converter.  $P_D$  includes the power dissipated in the internal bootstrap diode. The internal power dissipation reduces by  $P_{DIODE}$ , if an external bootstrap Schottky diode is used. The power dissipation in the internal boost diode (when driving a capacitive load) is the charge through the diode per switching period multiplied by the maximum diode forward voltage drop ( $V_f = 1V$ ).

$$P_{DIODE} \cong C_{DH} \times (V_{DD} - 1) \times f_{SW} \times V_{f}$$

The total power dissipation when using the internal boost diode is PD and, when using an external Schottky diode, is PD - PDIODE. The total power dissipated in the device must be kept below the maximum of 0.471W for the 8-pin SO package at  $T_A = +70^{\circ}$ C ambient.

#### **Layout Information**

The MAX15012/MAX15013 drivers source and sink large currents to create very fast rise and fall edges at the gates of the switching MOSFETs. The high di/dt can cause unacceptable ringing if the trace lengths and impedances are not well controlled. Use the following PC board layout guidelines when designing with the MAX15012/MAX15013:

- It is important that the V<sub>DD</sub> voltage (with respect to ground) or BST voltage (with respect to HS) does not exceed 13.2V. Voltage spikes higher than 13.2V from V<sub>DD</sub> to GND or BST to HS can damage the device. Place one or more low ESL 0.1μF decoupling ceramic capacitors from V<sub>DD</sub> to GND, and from BST to HS as close as possible to the part. The ceramic decoupling capacitors should be at least 20 times the gate capacitance being driven.
- There are two AC current loops formed between the device and the gate of the MOSFET being driven. The MOSFET looks like a large capacitance from gate to source when the gate is being pulled low. The active current loop is from the MOSFET driver output (DL or DH) to the MOSFET gate, to the MOSFET source, and to the return terminal of the MOSFET driver (either GND or HS). When the gate of the MOSFET is being pulled high, the active current loop is from the MOSFET driver output, (DL or DH), to the MOSFET gate, to the MOSFET source, to the return terminal of the drivers decoupling capacitor, to the positive terminal of the decoupling capacitor, and to the supply connection of the MOSFET driver. The decoupling capacitor is either the flying capacitor connected between BST and HS or the decoupling capacitor for VDD. Care must be taken to minimize the physical length and the impedance of these AC current paths.

## **Typical Application Circuits**




Figure 4. MAX15012A/MAX15013A Half-Bridge Conversion






Figure 5. Two-Switch Forward Conversion


## Functional Diagrams



### **Typical Operating Circuit**



### **Pin Configurations**



# Ordering Information (continued)

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX15013AASA+	-40°C to +125°C	8 SO	S8-5
MAX15013BASA+	-40°C to +125°C	8 SO	S8-5
MAX15013CASA+*	-40°C to +125°C	8 SO-EP**	S8E+14
MAX15013DASA+*	-40°C to +125°C	8 SO-EP**	S8E+14

<sup>+</sup>Denotes lead-free package.

## \_Chip Information


TRANSISTOR COUNT: 790 PROCESS: HV BICMOS

<sup>\*</sup>Future product—contact factory for availability.

<sup>\*\*</sup>EP = Exposed pad.

### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



## **Package Information (continued)**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)

