MAX15096

2.7V to 18V, 6A Integrated Hot-Swap/Electronic Circuit Breaker

General Description

The MAX15096 family of devices are integrated solutions for hot-swap applications requiring the safe insertion and removal of circuit line cards from a live backplane. They can also be used as electronics circuit breaker for hard drive and solid-state drive and fans. The devices integrate a hot-swap controller, $12m\Omega$ (typ) power MOSFET, and an electronic circuit-breaker protection in a single package.

The devices are designed for protection of 2.7V to 18V supply voltages. These devices implement a foldback current limit during startup to control inrush current, lowering di/dt and keeping the MOSFET operating under safe operating area (SOA) conditions. After the startup cycle is complete, on-chip comparators provide VariableSpeed/BiLevel™ protection against short-circuit and overcurrent faults, and immunity against system noise and load transients. The load is disconnected in the event of a fault condition. The devices are factory calibrated to deliver accurate overcurrent protection with ±10% accuracy. During a fault condition, PG goes low and the devices latch off (MAX15096) or automatic retry (MAX15096A); the output could also be discharged after a fault event (MAX15096D).

The devices feature an IN-to-OUT short-circuit detection before startup. The devices provide a power-MOSFET GATE pin to program the slew rate during startup by adding an external capacitor. The devices have an under-voltage/overvoltage input pin (UVOV) that can detect an undervoltage/overvoltage fault and disconnect the IN from the OUT. Additional features include internal overtemperature protection and a power-good output (PG).

The devices are available in a 16-bump, 2mm x 2mm wafer-level package (WLP) and are rated over the -40°C to +105°C extended temperature range.

VariableSpeed/BiLevel is a trademark of Maxim Integrated Products. Inc.

Benefits and Features

- Integration Reduces Solution size for Blade Servers and Other Space-Constrained Designs
 - Integrated 12mΩ (typ) Internal Power MOSFET
 - Programmable Overvoltage Protection and Undervoltage-Lockout Threshold
 - Drive-Present Signal Input (PRSNT pin)
 - · Thermal Protection
- Flexibility Enables Use in Many Unique Designs
 - 2.7V to 18V Operating Voltage Range
 - Programmable Inrush Current Control Under SOA Operation
 - Adjustable Circuit-Breaker Current/Current-Limit Threshold
 - · Programmable Slew-Rate Control
 - · Variable-Speed Circuit-Breaker Response
 - Latchoff (MAX15096) or Automatic Retry (MAX15096A) Options
- Safety Features Ensure Accurate, Robust Protection
 - · 6A (max) Load Current Capability
 - ±10% Circuit-Breaker Threshold Accuracy
 - IN-to-OUT Short-Circuit Detection
 - Open-Drain PG Output
 - Output Discharge After a Fault Event (MAX15096D Only)
 - Programmable Additional Delay (2µs max) to Fast-Comparator Response Time
 - Enable Input (EN)

Applications

- Blade Servers
- Server I/O Cards
- RAID Systems
- Disk Drive Power
- Storage Applications
- Industrial Applications

Ordering Information appears at end of data sheet.



Absolute Maximum Ratings

V _{CC} to GND	0.3V to 20V	Continuous Power Dissipation (T _A = +70°	C)
IN to GND	0.3V to +20V	16-bump WLP (derate 20.4mW/°C abo	ve +70°C) 1633mW
PG, PRSNT to GND	0.3V to +20V	Operating Temperature Range	40°C to +105°C
OUT to GND0.3	√ to (V _{IN} + 0.3V)	Junction Temperature	+150°C
GATE to OUT	0.3V to +6V	Storage Temperature Range	60°C to +150°C
EN, UVOV to GND	0.3V to +6V	Lead Temperature (soldering, 10s)	+300°C
TIMER, CB to GND0.3V to min (+6		Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Thermal Characteristics (Note 1)

Junction-to-Ambient Thermal Resistance (θ_{JA}).....49°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

 $(V_{IN} = V_{CC} = 2.7V \text{ to } 18V, T_A = T_J = -40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $V_{IN} = 12V, R_{CB} = 10.5k\Omega$, and $T_A = +25^{\circ}\text{C}$.) (Note 2)

PARAMETER	SYMBOL	C	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLIES		•					
V _{CC} Operating Range	V _{CC}			2.7		18	V
IN Operating Range	V _{IN}			2.7		18	V
V Supply Current		Enable			0.58	0.9	mA
V _{CC} Supply Current	Icc	Disable			0.590		IIIA
IN Cupply Current	Lea	R _{CB} = 41.67	κΩ, no load		3.3	3.8	mA
IN Supply Current	I _{IN}	R _{CB} = 10.42	κΩ, no load		1.3	1.8	IIIA
V _{CC} Default Undervoltage Lockout	V _{UVLO}	V _{CC} rising		2.35	2.5	2.65	V
V _{CC} Default Undervoltage-Lockout Hysteresis	V _{UVLO_HYS}				0.1		V
REG Regulator Voltage	V _{REG}	No load, V _{CC}	> 4V	3	3.3	3.6	V
UV Turn-On Threshold	V _{UV_TH}	V _{UVOV} rising		0.536	0.55	0.564	V
UV Turn-On Threshold Hysteresis	V _{UV_HYS}	V _{UVOV} falling			50		mV
OV Turn-On Threshold	V _{OV_TH}	V _{UVOV} rising		1.199	1.23	1.261	V
OV Turn-On Threshold Hysteresis	V _{OV_HYS}	V _{UVOV} falling	1		50		mV
OVUV Input Leakage Current	I _{LEAK}	V _{UVOV} = V _{EN}	_V = 0 to 5.5V	-1		+1	μA
CURRENT LIMIT							
Circuit-Breaker Accuracy (Note 3)	(Al-42)	V _{IN} = 12V	$R_{CB} = 41.2k\Omega$	5.4	6	6.6	Α
Circuit-Breaker Accuracy (Note 3)	I _{CB_TH}	VIN - 12V	$R_{CB} = 10.5k\Omega$	1.14	1.27	1.40	_ A
Circuit-Breaker Accuracy Deviation (Note 4)		$\begin{split} R_{CB} &= 10.5 \text{k}\Omega \text{ to } 21.5 \text{k}\Omega, \text{ compared to } \\ \text{nominal current-limit value, } V_{IN} &= V_{CC} \\ &= 8 \text{V to } 15 \text{V} \\ \\ R_{CB} &= 21.5 \text{k}\Omega \text{ to } 41.2 \text{k}\Omega, \text{ compared to } \\ \text{nominal current-limit value} \end{split}$		-10		+10	%
(11000-1)				-10		+10	

Electrical Characteristics (continued)

 $(V_{IN} = V_{CC} = 2.7V \text{ to } 18V, T_A = T_J = -40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $V_{IN} = 12V, R_{CB} = 10.5k\Omega$, and $T_A = +25^{\circ}\text{C}$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Slow-Comparator Response Time		0.6% overcurrent	2.7			ms
(Note 5)	tscd	30% overcurrent	200		μs	
CB Source Current	I _{THCB_NORM}	In power-on mode		12		μA
Maximum Current Limit During Startup	I _{LIM}	(see Figure 2)		0.5 x I _{CB_TH}		А
Fast-Comparator Threshold	I _{FC_TH}			1.5 x I _{CB_TH}		А
Fast-Comparator Response Time	t _{FCD}			200		ns
Additional Delay Time by TIMER	t _{AFCD}	R _{TIMER} = open		2		μs
Minimum CB Voltage Reference During Foldback (Note 6)	V _{THCB_MIN}	$V_{IN} - V_{OUT} > 10V, R_{CB} = 41.2k\Omega$		60		mV
Maximum CB Voltage Reference During Foldback (Note 6)	V _{THCB_MAX}	V_{IN} - V_{OUT} < 2V, R_{CB} = 41.2k Ω		250		mV
TIMING						
Startup Maximum Time Duration	t _{SU}		43	52	61	ms
Autoretry Delay Time	t _{RESTART}	MAX15096A/MAX15096D only		3.4		s
Output Short Detection at Startup	tshort		10.4	13.2	15.6	ms
MOSFET						
Total On-Resistance	P	$T_A = +25$ °C		12	18	mΩ
Total Off-Nesistance	R _{ON}	$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$			25	11122
GATE Charge Current	I _{GATE}		4.8	5.9	7.1	μA
OUTPUTS						
PG Output Low Voltage	V _{OL}	Low-impedance state, I _{PG} = +5mA			0.4	V
PG Output High-Leakage Current	I _{OH}	High-impedance state, V _{PG} = 16V			1	μA
DISCHARGE						
Discharge Compant After DC		V _{OUT} < 7.1V (MAX15096D only)	50	100	160	
Discharge Current After PG Deasserted	I _{DISCHARGE}	V _{OUT} ≥ 7.1V to 18V (MAX15096D only)		710mW/ V _{OUT}		mA
PG THRESHOLD						
PG Threshold	V _{PG}	V _{IN} = 12V		0.9 x V _{IN}		V
PG Assertion Delay	t _{PG}	From V _{OUT} > V _{PG} and V _{GATE} - V _{OUT} > 3V	12	16	20	ms
OUT-to-IN Short-Circuit Detection Threshold	V _{IOSHT}	Measured at V _{OUT}	0.9 x V _{IN}		V	
OUT Preload Threshold	V _{PL}	Measured at V _{OUT}		0.5 x V _{IN}		V

Electrical Characteristics (continued)


 $(V_{IN} = V_{CC} = 2.7V \text{ to } 18V, T_A = T_J = -40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $V_{IN} = 12V, R_{CB} = 10.5k\Omega$, and $T_A = +25^{\circ}\text{C}$.) (Note 2)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
INPUTS						•
Input Logic Threshold EN	V _{EN_TH}	Rising	0.95	1	1.05	V
Threshold Hysteresis EN	V _{EN_TH_HYS}	Falling		50		mV
Input Logic Threshold PRSNT	V _{PRSNT_TH}	Falling	0.92	0.97	1.02	V
Threshold Hysteresis PRSNT	VPRSNT_TH_HYS	Rising		50		mV
EN Bias Current	I _{EN_BIAS}	V _{EN} = 0 or 5.5V			1	μA
PRSNT Input Bias Current	IPRSNT_BIAS	V _{PRSNT} = 0 or 18V			1	μA
EN Deglitch Time	t _{EN_DEG}			100		μs
PRSNT High-to-Low Deglitch Time	tprsnt_deg			400		μs
THERMAL SHUTDOWN						
Thermal Shutdown	TSD	T _J rising		150		°C
Thermal Shutdown Hysteresis		T _J falling		20		°C


- Note 2: All devices are 100% production tested at $T_A = +25$ °C. Limits over temperature are guaranteed by design.
- Note 3: 41.2kΩ is the maximum allowed external resistance value to be connected at the CB pin to GND for safe operation. All devices are tested with 10.5kΩ, the parameter specified at $R_{CB} = 41.2kΩ$ is guaranteed by bench characterization and correlation, with respect to the tested parameter at $R_{CB} = 10.5kΩ$. The formula that describes the relationship between R_{CB} and the circuit-breaker current threshold is: $I_{CB} = R_{CB}/6510)(Ω/A) 0.34A$.
- Note 4: Guaranteed by design and not production tested.
- **Note 5:** The current-limit slow-comparator response time is weighed against the amount of overcurrent so the higher the overcurrent condition, the faster the response time.
- Note 6: Foldback is active during the startup phase so the internal power MOSFET operates within SOA.


Typical Operating Characteristics


 $(V_{IN} = V_{CC} = 2.7V \text{ to } 18V, T_A = T_J = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $V_{IN} = 12V, R_{CB} = 10.5k\Omega$, and $T_A = +25^{\circ}\text{C}$.)





















Typical Operating Characteristics (continued)


 $(V_{IN} = V_{CC} = 2.7V \text{ to } 18V, T_A = T_J = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $V_{IN} = 12V, R_{CB} = 10.5k\Omega$, and $T_A = +25^{\circ}\text{C}$.)















OUTPUT DISCHARGE BEHAVIOR toc14 V_{OUT} 2V/div V_N 100/div V_{PG} 5V/div 2ms/div


Bump Configuration



Bump Description

	-	
BUMP	NAME	FUNCTION
A1	VCC	Power-Supply Input. Connect V_{CC} to a voltage between 2.7V and 18V. Connect a Schottky diode (or 10Ω resistor) from IN to V_{CC} , and a $1\mu F$ bypass capacitor to GND to guarantee full operation in the event V_{IN} collapses during a strong short from OUT to GND.
A2	PG	Power-Good Output. PG is an open-drain output. Connect to an external pullup resistor to make it an active-high output. PG pulls low until the internal power MOSFET is fully enhanced.
A3	TIMER	Timing Input. Connect a resistor from TIMER to GND to program the maximum time the part is allowed to remain in current limit. See the <i>TIMER</i> section. If TIMER is not connected, the parasitic capacitance between TIMER and GND must be less than 10pF.
A4	UVOV	Undervoltage and Overvoltage Threshold Pin. UVOV sets the under/overvoltage threshold. See the Setting the Undervoltage/Overvoltage Threshold section.
B1	СВ	Current-Limit Threshold Set. Connect a resistor from CB to GND to set the circuit-breaker threshold. Maximum value of $41.2k\Omega$ can be accepted for safe operation. Having the CB pin connected to GND sets the circuit-breaker threshold at 0A.
B2-B4	IN	Supply Voltage Input. IN is connected to the drain of the internal $12m\Omega$ (typ) MOSFET. Bypass IN with a transient voltage-suppressor diode to GND for clamping inductive kick transients in the case of fast output short circuit to GND.
C1	GND	Ground
C2-C4	OUT	Load Output. Source of the internal power MOSFET.
D1	REG	Internal Regulator Output. Bypass to ground with a 1µF capacitor. Do not power external circuitry using the REG output.
D2	GATE	Gate of Internal MOSFET. During startup, a 5.9µA (typ) current is sourced to enhance the internal MOSFET with a 10V/ms slew rate. Connect an external capacitance from GATE to GND to reduce the output slew rate during startup.
D3	EN	Active-High Enable Comparator Input. Pulling EN high enables the output if PRSNT is held low.
D4	PRSNT	Active-Low Present-Detect Logic Input. Pulling PRSNT to GND enables the output if EN is high.

Block Diagram



Timing Diagram




Table 1. Timing

TIMING PARAMETER	MIN	TYP	MAX	UNITS
t ₀	_	400	_	μs
t ₁	_	100	_	μs
t ₂	12	16	20	ms
t ₃	_	100	_	μs
t ₄	_	0.5	_	μs

Detailed Description

Enable Logic and Undervoltage/ Overvoltage-Lockout Threshold

The supply output can become active only after all the following events have occurred:

- IN is within the UVOV window
- V_{CC} is above its UVLO threshold
- EN meets its enable threshold for more than 100µs
- PRSNT is low for more than 400µs

The MAX15096 family of devices enables the outputs as shown in Table 1. The devices are ready to drive the output when the V_{CC} supply rises above the V_{UVLO} threshold. The devices turn on the output when $V_{CC} > V_{UVLO}$, V_{LIVOV} is higher than 0.55V (V_{LIV} TH) and less than 1.23V (V_{OV}) TH). The devices turn off the output when V_{UVOV} falls below (0.55V - V_{UV} HYS) or V_{UVOV} rises above

1.23V. An external resistive divider from IN to UVOV and ground provide the flexibility to select the undervoltage/ overvoltage-lockout threshold to the desired value. See Figure 1 and the Setting the Undervoltage/Overvoltage Threshold section in the Applications Information section.

Startup

Once the devices' output is enabled, the device provides controlled application of power to the load. The voltage at OUT begins to rise at approximately 10V/ms default until the programmed circuit-breaker current level is reached, while the devices actively limit the inrush current at the circuit-breaker setting. An external capacitance connected to the GATE pin allows the user to program the slew rate to a value lower than the default. The inrush current can be programmed by appropriate selection of RCB. During startup, a foldback current limit is active to protect the internal MOSFET to operate within safe operating area. (Figure 2).

Table 2. Output Enable Truth Table

POWER SUPPLY	PRECISION A	OUT		
V _{CC} UVLO	UVP	OVP	OUT	
V _{CC} > V _{UVLO}	V _{UVOV} > V _{UV_TH}	V _{UVOV} < V _{OV_TH}	On	
V _{CC} < V _{UVLO}	X	X	Off	
X	V _{UVOV} < (V _{UV_TH} - V _{UV_HYS})	X	Off	
X	X	V _{UVOV} > V _{OV_TH}	Off	

X = Don't care.

 V_{UV} $_{TH} = 0.55V$ (typ).

 $V_{OV}^{-}_{TH} = 1.23V (typ).$




Figure 1. Undervoltage/Overvoltage Threshold Setting




Figure 2. Startup Inrush Current Foldback Characteristics

Maxim Integrated | 10

An internal 52ms (typ) timer starts counting when the device enters startup phase. The devices complete startup phase and enter normal operation mode if the voltage at OUT rises above the preload threshold (0.9 x V_{IN}) and (V_{GATE} - V_{OUT}) > 3V. An open-drain power-good output (PG) goes high impedance 16ms after the startup successfully completes. The thermal-protection circuit is always active and the internal MOSFET is immediately turned off so thermal-shutdown threshold condition can be reached.

If the startup is not successful because the output is shorted or the load is too high (OUT voltage < 1V), the devices turn off the hot-swap switch after the output short detection at startup t_{SHORT} (13.2ms) elapses.

VariableSpeed/BiLevel-Fault Protection

VariableSpeed/BiLevel-fault protection incorporates comparators with different thresholds and response times to monitor the load current (Figure 3). Protection is provided in normal operation (after the startup period has expired) by discharging the MOSFET gate in response to a fault condition. During a fault condition, the MAX15096A enters an autoretry mode while the MAX15096 latches off (see the *Autoretry and Latchoff Fault Management* section).

Enable Input (EN)

The devices allow for enabling the MOSFET in an activehigh configuration. When all other enabling conditions are verified and the EN pin is at a logic-high level, the MOSFET is enabled. Similarly, when the EN pin is at a logic-low level, the MOSFET is disabled.

Charge Pump

An integrated charge pump provides the gate-drive voltage for the internal power MOSFET. The charge pump generates the proper gate-drive voltage above V_{IN} to fully enhance the internal power MOSFET and guarantee low R_{ON} operation during normal state condition.

During startup, the internal charge pump drives the GATE of the MOSFET with a fixed 5.9 μ A current to enhance the internal MOSFET with 10V/ms (typ) slew rate. To reduce the output slew rate during startup below 10V/ μ s, connect an external capacitor (C_{GATE}) from GATE to GND. The value of C_{GATE} is determined according to the equation:

where I_{GATE} is 5.9µA (typ), t_{ON} is the desired output ramp-up time, and V_{OUT} is the final output voltage.

The slew rate of the OUT pin during startup is controlled by I_{GATE}/C_{GATE} under light-load conditions, but under heavier load, the foldback current limit and the external capacitive load will determine the actual slew rate.

$$(\Delta V_{OUT}/\Delta_t) = (I_{LIM} - I_{LOAD})/C_{LOAD}$$

where I_{LIM} represents the voltage-dependent foldback current limit; see the Electrical Characteristics table and <u>Figure 3</u>. The load current is subtracted from I_{LIM} , because any current consumed by the load does not help charge the output capacitance.




Figure 3. VariableSpeed/BiLevel Response

Circuit-Breaker Comparator and Current Limit

The current through the internal power MOSFET is compared to a circuit-breaker threshold. An external resistor between CB and ground sets this threshold according to the following formula:

 $I_{CB} = (R_{CB}/6501)(A/\Omega) - 0.34A$

where I_{CB} is in amps and R_{CB} (the resistor between CB and ground) is in ohms.

The circuit-breaker comparator is designed so that the load current can exceed the threshold for some amount of time before tripping. The time delay varies inversely with the overdrive above the threshold. The greater the overcurrent condition, the faster the response time, allowing the devices to tolerate load transients and noise near the circuit-breaker threshold. The maximum allowed external resistor value is $41.2k\Omega,$ which corresponds to a 6A CB threshold setting. Programming the CB threshold to a value higher than 6A could cause unsafe operating conditions, resulting in damage to the device.

The devices also feature catastrophic short-circuit protection. During normal operation, if OUT is shorted directly to ground, a fast protection circuit forces the gate of the internal MOSFET to discharge quickly and disconnect the output from the input.

Autoretry and Latchoff Fault Management

During a fault condition, the devices turn off the internal MOSFET, disconnecting the output from the input. The MAX15096A enters an autoretry mode and restarts after trestart (3.4s typ.) time delay elapses.

The MAX15096 latches off and remains off until the enable logic is cycled off and on after a certain delay. The delay prevents the latchoff device to restart and operate with unsafe power-dissipation duty cycle. See the *Timing* diagram and Table 1 for delay values.

Latchoff Reset

The latchoff could be reset if any one of the following happens:

- V_{CC} is below its UVLO threshold
- EN is disabled for longer than 100µs
- UV is triggered
- PRSNT goes above its threshold
- OV is triggered

Power-Good (PG) Delay

The devices feature an open-drain, power-good output that asserts after t_{PG} delay, indicating that OUT voltage has reached (0.9 x V_{IN}) voltage and (V_{GATE} - V_{OUT}) > 3V.

REG

The devices include a linear regulator that outputs 3.3V at REG. REG provides power to the internal circuit blocks of the devices and must not be loaded externally (except a resistor > $50k\Omega$ connected from REG to EN). REG requires a 1µF capacitor to ground for proper operation.

Output Discharging (MAX15096D Only)

The discharge FET is active when the output is disabled or under fault event in the MAX15096D device. In this event, the hot-swap is off and the output is on the way down. The discharging is triggered after the main FET has completely turned off.

The maximum output capacitance is approximately $1000\mu F$. The voltage could be up to 18V. Ideally, it discharges the output capacitor in constant power mode (710mW typ) to ensure the voltage rail is below 0.3V within 2s or less time.

TIMER

Connect a resistor from the TIMER pin to the GND pin to program the fast-trip response time. This time is the sum of the internal fast-comparator propagation delay (less than 200ns typ) plus an additional delay set by the external resistor connected from TIMER to ground. Choosing different resistance values, it is possible to change the value of additional delay. If the TIMER pin is connected to REG, the total response time is less than 200ns (typ).

Additional delay is disabled also during the startup phase or after a short-circuit event (V_{OUT} < 90% V_{IN}). Be careful about additional delay settings related to a short event.

Additional delay can be calculated using the following formula:

Additional_Delay (μ s) = R_{TIMER} ($k\Omega$) x 22.9E-03

Maximum additional delay time is set to $2\mu s$. Table 3 provides additional delay settings.

Thermal Protection

The devices enter a thermal shutdown mode in the event of overheating caused by excessive power dissipation or

Table 3. Additional Delay Settings

OPTION	R _{TIMER} (kΩ)	RESPONSE TIME (μs)
1	Open	2
2	2 86.6 2	
3	43.2	1
4	21.5	0.5
5	11	0.25
6	0	0.050

Table 4. Setting the Undervoltage/Overvoltage Thresholds

OPTION	R1 TABLE (kΩ) R2 = 10kΩ	OVP	UVP
1	133	17.6	7.9
2	127	16.9	7.5
3	118	15.7	7.0
4	115	15.4	6.9
5	113	15.1	6.8
6	107	14.4	6.4
7	102	13.8	6.2
8	49.9	7.4	3.3
9	46.4	6.9	3.1
10	43.2	6.5	2.9
11	39.2	6.1	2.7
12	33.2	5.3	2.4

high ambient temperature. When the junction temperature exceeds T_J = +150°C (typ), the internal thermal protection circuitry turns off the internal power MOSFET. The devices recover from thermal shutdown mode once the junction temperature drops by 20°C (typ).

IN-to-OUT Short-Circuit Protection

At startup, after all the input conditions are satisfied (UV, OV, V_{UVLO}), the devices immediately check for IN-to-OUT short-circuit faults. If V_{OUT} is greater than 90% of V_{IN} , the internal MOSFET cannot be turned on, then the MAX15096A autoretries in $t_{RESTART}$ (3.4s typ), while the MAX15096 latches off.


If V_{OUT} is in the range from 50% to 90% of V_{IN} , then the internal MOSFET still cannot be turned on after t_{SU} time elapses. The MAX15096A autoretries in $t_{RESTART}$, while the MAX15096 latches off.

Applications Information

Setting the Undervoltage/Overvoltage Threshold

See Table 4 for options.

Typical Application Circuit



Wafer-Level Packaging (WLP) Applications Information

For the latest application details on WLP construction, dimensions, tape carrier information, printed-circuit board techniques, bump-pad layout, and recommended reflow temperature profile, as well as the latest information on reliability testing results, refer to Application Note 1891: Wafer-Level Packaging (WLP) and Its Applications—available on Maxim's website at www.maximintegrated.com/wlp.

Ordering Information

PART	TEMP RANGE (°C)	PIN-PACKAGE	FAULT MANAGEMENT	OUTPUT DISCHARGE FEATURE
MAX15096GWE+	-40 to +105	16 WLP	Latchoff	No
MAX15096AGWE+	-40 to +105	16 WLP	Autoretry	No
MAX15096DGWE+	-40 to +105	16 WLP	Autoretry	Yes

⁺Denotes a lead (Pb)-free/RoHS-compliant package.

Chip Information

PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns (foot-prints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND PATTERN
TYPE	CODE	NO.	NO.
16 WLP	W162J2Z+1	21-0200	Refer to Application Note 1891