# 36V, 3.5A, 2.2MHz Step-Down Converters with 28µA Quiescent Current

### **General Description**

The MAX16935/MAX16939 are 3.5A current-mode stepdown converters with integrated high-side and lowside MOSFETs designed to operate with an external Schottky diode for better efficiency. The low-side MOSFET enables fixed-frequency forced-PWM (FPWM) operation under light-load applications. The devices operate with input voltages from 3.5V to 36V, while using only 28µA quiescent current at no load. The switching frequency is resistor programmable from 220kHz to 2.2MHz and can be synchronized to an external clock. The devices' output voltage is available as 3.3V/5V fixed or adjustable from 1V to 10V. The wide input voltage range along with its ability to operate at 98% duty cycle during undervoltage transients make the devices ideal for automotive and industrial applications.

Under light-load applications, the FSYNC logic input allows the devices to either operate in skip mode for reduced current consumption or fixed-frequency FPWM mode to eliminate frequency variation to minimize EMI. Fixed-frequency FPWM mode is extremely useful for power supplies designed for RF transceivers where tight emission control is necessary. Protection features include cycle-by-cycle current limit and thermal shutdown with automatic recovery. Additional features include a power-good monitor to ease power-supply sequencing and a 180° out-of-phase clock output relative to the internal oscillator at SYNCOUT to create cascaded power supplies with multiple devices.

The MAX16935/MAX16939 operate over the -40°C to +125°C automotive temperature range and are available in 16-pin (5mm x 5mm) TQFN-EP and 16-pin TSSOP-EP packages.

## **Applications**

- Point-of-Load Applications
- Distributed DC Power Systems
- Navigation and Radio Head Units

## **Benefits and Features**

- Integration and High-Switching Frequency Saves Space
  - Integrated 3.5A High-Side Switch
  - Low-BOM-Count Current-Mode Control Architecture
  - Fixed Output Voltage with ±2% Accuracy or Externally Resistor Adjustable (1V to 10V)
  - 220kHz to 2.2MHz Switching Frequency with Three Operation Modes (Skip Mode, Forced Fixed-Frequency Operation, and External Frequency Synchronization)
  - Automatic LX Slew-Rate Adjustment for Optimum Efficiency Across Operating Frequency Range
- 180° Out-of-Phase Clock Output at SYNCOUT Enables Cascaded Power Supplies for Increased Power Output
- Spread-Spectrum Frequency Modulation Reduces
  EMI Emissions
- Wide Input Voltage Range Supports Automotive Applications
  - 3.5V to 36V Input Voltage Range (42V Tolerant)
  - Enable Input Compatible from 3.3V Logic Level to 42V
- Robust Performance Supports Wide Range of Automotive Applications
  - -40°C to +125°C Automotive Temperature Range
  - Thermal-Shutdown Protection
  - AEC-Q100 Qualified
- Power-Good Output Allows Power-Supply Sequencing
- Tight Overvoltage Protection Provides Smaller Overshoot Voltages (MAX16939)

<u>Ordering Information/Selector Guide</u> and <u>Typical</u> <u>Application Circuit</u> appear at end of data sheet.



# 36V, 3.5A, 2.2MHz Step-Down Converters with 28µA Quiescent Current

### **Absolute Maximum Ratings**

SUP, SUPSW, EN to PGND	0.3V to +42V
LX (Note 1)	0.3V to +42V
SUP to SUPSW	0.3V to +0.3V
BIAS to AGND	0.3V to +6V
SYNCOUT, FOSC, COMP, FSYNC,	
PGOOD, FB to AGND	0.3V to (V <sub>BIAS</sub> + 0.3V)
PGOOD, FB to AGND OUT to PGND	
	-0.3V to +12V
OUT to PGND	-0.3V to +12V -0.3V to +6V

Output Short-Circuit Duration	Continuous
Continuous Power Dissipation $(T_A = +70^{\circ}C)^*$	
TQFN (derate 28.6mW/°C above +70°C)	2285.7mW
TSSOP (derate 26.1mW/°C above +70°C)	2088.8mW
Operating Temperature Range	-40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

\*As per JEDEC51 standard (multilayer board).

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Package Thermal Characteristics (Note 2)

TQFN	TSSOP
Junction-to-Ambient Thermal Resistance (θ <sub>JA</sub> )35°C/W Junction-to-Case Thermal Resistance (θ <sub>JC</sub> )2.7°C/W	Junction-to-Ambient Thermal Resistance ( $\theta_{JA}$ )38.3°C/W Junction-to-Case Thermal Resistance ( $\theta_{JC}$ )3°C/W

Note 1: Self-protected against transient voltages exceeding these limits for ≤ 50ns under normal operation and loads up to the maximum rated output current.

Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/thermal-tutorial</u>.

## **Electrical Characteristics**

 $(V_{SUP} = V_{SUPSW} = 14V, V_{EN} = 14V, L1 = 2.2\mu H, C_{IN} = 4.7\mu F, C_{OUT} = 22\mu F, C_{BIAS} = 1\mu F, C_{BST} = 0.1\mu F, R_{FOSC} = 12k\Omega, T_A = T_J = -40^\circ C$  to +125°C, unless otherwise noted. Typical values are at T\_A = +25°C.)

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	МАХ	UNITS
Supply Voltage	V <sub>SUP</sub> , V <sub>SUPSW</sub>			3.5		36	V
Load-Dump Event Supply Voltage	V <sub>SUP_LD</sub>	t <sub>LD</sub> < 1s				42	V
		Standby mode, no	MAX16935/39		28	40	
		load, V <sub>OUT</sub> = 5V, V <sub>ESYNC</sub> = 0V	MAX16935C		32	45	
Supply Current	ISUP_STANDBY	Standby mode, no	MAX16935/39		22	35	μA
		load, V <sub>OUT</sub> = 3.3V, V <sub>FSYNC</sub> = 0V	MAX16935C		23	36	
Shutdown Supply Current	I <sub>SHDN</sub>	$V_{EN} = 0V$			5	10	μA
BIAS Regulator Voltage	V <sub>BIAS</sub>	$V_{SUP} = V_{SUPSW} = 6V$ to 42V, I <sub>BIAS</sub> = 0 to 10mA		4.7	5	5.4	V
BIAS Undervoltage Lockout	V <sub>UVBIAS</sub>	V <sub>BIAS</sub> rising		2.95	3.15	3.40	V
BIAS Undervoltage-Lockout Hysteresis					450	650	mV
Thermal-Shutdown Threshold					+175		°C
Thermal-Shutdown Threshold Hysteresis					15		°C

# 36V, 3.5A, 2.2MHz Step-Down Converters with 28µA Quiescent Current

## **Electrical Characteristics (continued)**

 $(V_{SUP} = V_{SUPSW} = 14V, V_{EN} = 14V, L1 = 2.2\mu H, C_{IN} = 4.7\mu F, C_{OUT} = 22\mu F, C_{BIAS} = 1\mu F, C_{BST} = 0.1\mu F, R_{FOSC} = 12k\Omega, T_A = T_J = -40^{\circ}C \text{ to } +125^{\circ}C, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
OUTPUT VOLTAGE (OUT)	· · · · ·						
FPWM Mode Output Voltage	V <sub>OUT 5V</sub> V <sub>OUT 3.3V</sub>	V <sub>FB</sub> = V <sub>BIAS,</sub> 6V < V <sub>SUPSW</sub> fixed-frequency mode (No		4.9 3.234	5 3.3	5.1 3.366	V
Skip Mode Output Voltage	V <sub>OUT SKIP 5V</sub> V <sub>OUT SKIP 3.3V</sub>	No load, V <sub>FB</sub> = V <sub>BIAS,</sub> skip 5)	mode (Note	4.9 3.234	5 3.3	5.15 3.4	V
Load Regulation		$V_{FB} = V_{BIAS}$ , 300mA < I <sub>LC</sub>	<sub>AD</sub> < 3.5A		0.5		%
Line Regulation		V <sub>FB</sub> = V <sub>BIAS</sub> , 6V < V <sub>SUPSV</sub> (Note 4)	<sub>V</sub> < 36V		0.02		%N
	I <sub>BST_ON</sub>	High-side MOSFET on, VB	$_{\rm ST}$ - V <sub>LX</sub> = 5V	1	1.5	2	mA
BST Input Current	I <sub>BST_OFF</sub>	High-side MOSFET off, $V_{BS}$ T <sub>A</sub> = +25°C	$_{\rm ST}$ - $V_{\rm LX}$ = 5V,			5	μA
LX Current Limit	I <sub>LX</sub>	Peak inductor current		4.2	5.2	6.2	А
LX Rise Time		$R_{FOSC} = 12k\Omega$			4		ns
Skip Mode Current Threshold	I <sub>SKIP_TH</sub>	$T_{\Delta} = +25^{\circ}C$	AX16935 AX16939	150 200	300 400	400 500	mA
Spread Spectrum		Spread spectrum enabled		f <sub>OSC</sub> ±6%			
High-Side-Switch On-Resistance	R <sub>ON_H</sub>	$I_{LX} = 1A, V_{BIAS} = 5V$			100	220	mΩ
High-Side-Switch Leakage Current		High-side MOSFET off, $V_{SUP} = 36V$ , $V_{LX} = 0V$ , $T_A = +25^{\circ}C$			1	3	μA
Low-Side Switch On-Resistance	R <sub>ON_L</sub>	$I_{LX} = 0.2A, V_{BIAS} = 5V$			1.5	3	Ω
Low-Side Switch Leakage Current		$V_{LX} = 36V, T_A = +25^{\circ}C$				1	μA
TRANSCONDUCTANCE AMP	LIFIER (COMP)						
FB Input Current	I <sub>FB</sub>				20	100	nA
FB Regulation Voltage	V <sub>FB</sub>	FB connected to an externa divider, $6V < V_{SUPSW} < 36V$		0.99	1.0	1.015	V
FB Line Regulation	$\Delta V_{LINE}$	6V < V <sub>SUPSW</sub> < 36V			0.02		%/V
Transconductance (from FB to COMP)	9m	$V_{FB} = 1V, V_{BIAS} = 5V$			700		μS
Minimum On-Time	t <sub>ON_MIN</sub>	(Note 5)			80		ns
Maximum Duty Cycle	DC <sub>MAX</sub>				98		%
OSCILLATOR FREQUENCY	· · ·						
		$R_{FOSC} = 73.2 k\Omega$		340	400	460	kHz
Oscillator Frequency		$R_{FOSC} = 12k\Omega$		2.0	2.2	2.4	MHz

# 36V, 3.5A, 2.2MHz Step-Down Converters with 28µA Quiescent Current

### **Electrical Characteristics (continued)**

 $(V_{SUP} = V_{SUPSW} = 14V, V_{EN} = 14V, L1 = 2.2\mu$ H,  $C_{IN} = 4.7\mu$ F,  $C_{OUT} = 22\mu$ F,  $C_{BIAS} = 1\mu$ F,  $C_{BST} = 0.1\mu$ F,  $R_{FOSC} = 12k\Omega$ ,  $T_A = T_J = -40^{\circ}$ C to  $+125^{\circ}$ C, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}$ C.)

PARAMETER	SYMBOL	CONDITIO	INS	MIN	ТҮР	MAX	UNITS
EXTERNAL CLOCK INPUT (F	SYNC)	•					
External Input Clock Acquisition time	<sup>t</sup> FSYNC				1		Cycles
External Input Clock Frequency		$R_{FOSC} = 12k\Omega$ (Note 7)		1.8		2.6	MHz
External Input Clock High Threshold	V <sub>FSYNC_HI</sub>	V <sub>FSYNC</sub> rising		1.4			V
External Input Clock Low Threshold	V <sub>FSYNC_LO</sub>	V <sub>FSYNC</sub> falling				0.4	V
Soft-Start Time	t <sub>SS</sub>			5.6	8	12	ms
ENABLE INPUT (EN)							
Enable Input High Threshold	V <sub>EN HI</sub>			2.4			V
Enable Input Low Threshold	V <sub>EN_LO</sub>					0.6	
Enable Threshold Voltage Hysteresis	V <sub>EN_HYS</sub>				0.2		V
Enable Input Current	I <sub>EN</sub>	$T_A = +25^{\circ}C$			0.1	1	μA
POWER GOOD (PGOOD)							
	V <sub>TH_RISING</sub>	V <sub>FB</sub> rising, V <sub>PGOOD</sub> = hi	gh	93	95	97	%V <sub>FB</sub>
PGOOD Switching Level		V <sub>FB</sub> falling, V <sub>PGOOD</sub> = low (MAX16935C, V <sub>OUT</sub> = 5V)		4.5			V
	VTH_FALLING	V <sub>FB</sub> falling, V <sub>PGOOD</sub> = low		90	92	94	%V <sub>FB</sub>
		V <sub>FB</sub> falling, V <sub>PGOOD</sub> = low (MAX16935C)		90.5	92.5	94.5	%V <sub>FB</sub>
PGOOD Debounce Time				10	25	50	μs
PGOOD Assertion Delay		V <sub>OUT</sub> rising edge (MAX1	6935B)	200	300		μs
PGOOD Output Low Voltage		I <sub>SINK</sub> = 5mA				0.4	V
PGOOD Leakage Current		$V_{OUT}$ in regulation, $T_A =$	+25°C			1	μA
SYNCOUT Low Voltage		I <sub>SINK</sub> = 5mA				0.4	V
SYNCOUT Leakage Current		$T_A = +25^{\circ}C$				1	μA
FSYNC Leakage Current		$T_A = +25^{\circ}C$				1	μA
OVERVOLTAGE PROTECTIO	N						
Overvoltage-Protection		V <sub>OUT</sub> rising (monitored at FB pin)	MAX16935 MAX16939		107 105	-	-
Threshold		V <sub>OUT</sub> falling (monitored	MAX16935		105		%
		at FB pin)	MAX16939		102		1

Note 3: Device not in dropout condition.

Note 4: Filter circuit required, see the Typical Application Circuit.

Note 5: Guaranteed by design; not production tested.


Note 6: FB regulation voltage is 1%, 1.01V (max), for -40°C <  $T_A$  < +105°C.

Note 7: Contact the factory for SYNC frequency outside the specified range.

# 36V, 3.5A, 2.2MHz Step-Down Converter with 28µA Quiescent Current

## **Typical Operating Characteristics**


 $(V_{SUP} = V_{SUPSW} = 14V, V_{EN} = 14V, V_{OUT} = 5V, V_{FYSNC} = 0V, R_{FOSC} = 12k\Omega, T_A = +25^{\circ}C, unless otherwise noted.)$ 



# 36V, 3.5A, 2.2MHz Step-Down Converter with 28µA Quiescent Current

## **Typical Operating Characteristics (continued)**

 $(V_{SUP} = V_{SUPSW} = 14V, V_{EN} = 14V, V_{OUT} = 5V, V_{FYSNC} = 0V, R_{FOSC} = 12k\Omega, T_A = +25^{\circ}C$ , unless otherwise noted.)




200ns


10ms


# 36V, 3.5A, 2.2MHz Step-Down Converter with 28µA Quiescent Current

## **Typical Operating Characteristics (continued)**


 $(V_{SUP} = V_{SUPSW} = 14V, V_{EN} = 14V, V_{OUT} = 5V, V_{FYSNC} = 0V, R_{FOSC} = 12k\Omega, T_A = +25^{\circ}C$ , unless otherwise noted.)








LOAD TRANSIENT (PWM MODE)



# 36V, 3.5A, 2.2MHz Step-Down Converters with 28µA Quiescent Current

# **Pin Configurations**



## **Pin Descriptions**

PI	PIN		FUNCTION
TQFN	TSSOP	NAME	FUNCTION
16	1	SYNCOUT	Open-Drain Clock Output. SYNCOUT outputs 180° out-of-phase signal relative to the internal oscillator. Connect to OUT with a resistor between 100 $\Omega$ and 1k $\Omega$ for 2MHz operation. For low frequency operation, use a resistor between 1k $\Omega$ and 10k $\Omega$ .
1	2	FSYNC	Synchronization Input. The device synchronizes to an external signal applied to FSYNC. Connect FSYNC to AGND to enable skip mode operation. Connect to BIAS or to an external clock to enable fixed-frequency forced PWM mode operation.
2	3	FOSC	Resistor-Programmable Switching Frequency Setting Control Input. Connect a resistor from FOSC to AGND to set the switching frequency.
3	4	OUT	Switching Regulator Output. OUT also provides power to the internal circuitry when the output voltage of the converter is set between 3V to 5V during standby mode.
4	5	FB	Feedback Input. Connect an external resistive divider from OUT to FB and AGND to set the output voltage. Connect to BIAS to set the output voltage to 5V.
5	6	COMP	Error Amplifier Output. Connect an RC network from COMP to AGND for stable operation. See the <i>Compensation Network</i> section for more information.
6	7	BIAS	Linear Regulator Output. BIAS powers up the internal circuitry. Bypass with a $1\mu\text{F}$ capacitor to ground.
7	8	AGND	Analog Ground
8	9	BST	High-Side Driver Supply. Connect a $0.1\mu\text{F}$ capacitor between LX and BST for proper operation.
9	10	EN	SUP Voltage Compatible Enable Input. Drive EN low to disable the device. Drive EN high to enable the device.

# 36V, 3.5A, 2.2MHz Step-Down Converters with 28µA Quiescent Current

PIN			FUNCTION		
TQFN	TSSOP	NAME	FUNCTION		
10	11	SUP	Voltage Supply Input. SUP powers up the internal linear regulator. Bypass SUP to PGND with a 4.7µF ceramic capacitor. It is recommended to add a placeholder for an RC filter to reduce noise on the internal logic supply (see the <i>Typical Application Circuit</i> )		
11	12	SUPSW	Internal High-Side Switch Supply Input. SUPSW provides power to the internal switch. Bypass SUPSW to PGND with $0.1\mu$ F and $4.7\mu$ F ceramic capacitors.		
12, 13	13, 14	LX	Inductor Switching Node. Connect a Schottky diode between LX and AGND.		
14	15	PGND	Power Ground		
15	16	PGOOD	Open-Drain, Active-Low Power-Good Output. $\overline{\text{PGOOD}}$ asserts when $\text{V}_{\text{OUT}}$ is above 95% regulation point. $\overline{\text{PGOOD}}$ goes low when $\text{V}_{\text{OUT}}$ is below 92% regulation point.		
_		EP	Exposed Pad. Connect EP to a large-area contiguous copper ground plane for effective power dissipation. Do not use as the only IC ground connection. EP must be connected to PGND.		

#### **Pin Descriptions (continued)**

#### **Detailed Description**

The MAX16935/MAX16939 are 3.5A current-mode stepdown converters with integrated high-side and low-side MOSFETs designed to operate with an external Schottky diode for better efficiency. The low-side MOSFET enables fixed-frequency forced-PWM (FPWM) operation under light-load applications. The devices operate with input voltages from 3.5V to 36V, while using only 28µA quiescent current at no load. The switching frequency is resistor programmable from 220kHz to 2.2MHz and can be synchronized to an external clock. The output voltage is available as 3.3V/5V fixed or adjustable from 1V to 10V. The wide input voltage range along with its ability to operate at 98% duty cycle during undervoltage transients make the devices ideal for automotive and industrial applications.

Under light-load applications, the FSYNC logic input allows the devices to either operate in skip mode for reduced current consumption or fixed-frequency FPWM mode to eliminate frequency variation to minimize EMI. Fixed frequency FPWM mode is extremely useful for power supplies designed for RF transceivers where tight emission control is necessary. Protection cycle-by-cycle current features include limit, overvoltage protection, and thermal shutdown with automatic recovery. Additional features include a powergood monitor to ease power-supply sequencing and a 180° out-of-phase clock output relative to the internal oscillator at SYNCOUT to create cascaded power supplies with multiple devices.

#### Wide Input Voltage Range

The devices include two separate supply inputs (SUP and SUPSW) specified for a wide 3.5V to 36V input voltage range. V<sub>SUP</sub> provides power to the device and V<sub>SUPSW</sub> provides power to the internal switch. When the device is operating with a 3.5V input supply, conditions such as cold crank can cause the voltage at SUP and SUPSW to drop below the programmed output voltage. Under such conditions, the device operate in a high duty-cycle mode to facilitate minimum dropout from input to output.

In applications where the input voltage exceeds 25V, output is  $\leq$  5V, operating frequency is  $\geq$  1.8MHz and the IC is selected to be in FPWM mode by either forcing the FSYNC pin high, or using an external clock, pulse skipping is observed on the LX pin. This happens due to insufficient minimum on time. Under certain load conditions (typically < 1A), a filter circuit from LX to GND is required to maintain the output voltage within the expected data sheet limits. A typical filter value of R<sub>FILTER</sub> = 1 $\Omega$ , C<sub>FILTER</sub> = 220pF (see the <u>Typical Application Circuit</u>) is sufficient to filter out the noise and maintain the output voltage within data sheet limits. This extra filter on the LX pin of the IC has no impact on efficiency.

#### Linear Regulator Output (BIAS)

The devices include a 5V linear regulator (BIAS) that provides power to the internal circuit blocks. Connect a  $1\mu$ F ceramic capacitor from BIAS to AGND.

# 36V, 3.5A, 2.2MHz Step-Down Converters with 28µA Quiescent Current




Figure 1. Internal Block Diagram

#### **Power-Good Output (PGOOD)**

The devices feature an open-drain power-good output, PGOOD. PGOOD asserts when V<sub>OUT</sub> rises above 95% of its regulation voltage. PGOOD deasserts when V<sub>OUT</sub> drops below 92% of its regulation voltage. Connect PGOOD to BIAS with a 10k $\Omega$  resistor.

#### **Overvoltage Protection (OVP)**

If the output voltage reaches the OVP threshold, the high-side switch is forced off and the low-side switch is forced on until negative-current limit is reached. After negative-current limit is reached, both the high-side and low-side switches are turned off. The MAX16939 offers a lower voltage threshold for applications requiring tighter limits of protection.

The MAX16935C offers overvoltage protection in all modes of operation and protects the output against

reaching > 110% of the regulated voltage. If MAX16935C output reaches overvoltage-protection thresholds it turns on the active pulldown on the output (100 $\Omega$ , typ) to prevent the output from rising above 110% of regulated voltage. This does not protect against a hard-short across the HSFET of the IC.

#### Synchronization Input (FSYNC)

FSYNC is a logic-level input useful for operating mode selection and frequency control. Connecting FSYNC to BIAS or to an external clock enables fixed-frequency FPWM operation. Connecting FSYNC to AGND enables skip mode operation.

The external clock frequency at FSYNC can be higher or lower than the internal clock by 20%. Ensure the duty cycle of the external clock used has a minimum pulse width of 100ns. The devices synchronize to the external

# 36V, 3.5A, 2.2MHz Step-Down Converters with 28µA Quiescent Current

clock within one cycle. When the external clock signal at FSYNC is absent for more than two clock cycles, the devices revert back to the internal clock.

#### System Enable (EN)

An enable control input (EN) activates the device from its low-power shutdown mode. EN is compatible with inputs from automotive battery level down to 3.5V. The high voltage compatibility allows EN to be connected to SUP, KEY/KL30, or the inhibit pin (INH) of a CAN transceiver.

EN turns on the internal regulator. Once  $V_{BIAS}$  is above the internal lockout threshold,  $V_{UVL}$  = 3.15V (typ), the controller activates and the output voltage ramps up within 8ms.

A logic-low at EN shuts down the device. During shutdown, the internal linear regulator and gate drivers turn off. Shutdown is the lowest power state and reduces the quiescent current to  $5\mu A$  (typ). Drive EN high to bring the device out of shutdown.

#### **Spread-Spectrum Option**

The devices have an internal spread-spectrum option to optimize EMI performance. This is factory set and the S-version of the device should be ordered. For spread-spectrum-enabled devices, the operating frequency is varied  $\pm$ 6% centered on the oscillator frequency (f<sub>OSC</sub>). The modulation signal is a triangular wave with a period of 110µs at 2.2MHz. Therefore, f<sub>OSC</sub> will ramp down 6% and back to 2.2MHz in 110µs and also ramp up 6% and back to 2.2MHz in 110µs. The cycle repeats.

For operations at  $f_{OSC}$  values other than 2.2MHz, the modulation signal scales proportionally (e.g., at 400kHz, the 110µs modulation period increases to 110µs x 2.2MHz/400kHz = 605µs).

The internal spread spectrum is disabled if the device is synced to an external clock. However, the device does not filter the input clock and passes any modulation (including spread-spectrum) present on the driving external clock to the SYNCOUT pin.

#### Automatic Slew-Rate Control on LX

The devices have automatic slew-rate adjustment that optimizes the rise times on the internal HSFET gate drive to minimize EMI. The device detects the internal clock frequency and adjusts the slew rate accordingly. When the user selects the external frequency setting resistor  $R_{FOSC}$  such that the frequency is > 1.1MHz, the HSFET is turned on in 4ns (typ). When the frequency is < 1.1MHz the HSFET is turned on in 8ns (typ). This slew-rate control optimizes the rise time on LX node externally to minimize EMI while maintaining good efficiency.

#### Internal Oscillator (FOSC)

The switching frequency ( $f_{SW}$ ) is set by a resistor ( $R_{FOSC}$ ) connected from FOSC to AGND. See <u>Figure 3</u> to select the correct  $R_{FOSC}$  value for the desired switching frequency. For example, a 400kHz switching frequency is set with  $R_{FOSC} = 73.2 k \Omega$ . Higher frequencies allow designs with lower inductor values and less output capacitance. Consequently, peak currents and I<sup>2</sup>R losses are lower at higher switching frequencies, but core losses, gate charge currents, and switching losses increase.

#### Synchronizing Output (SYNCOUT)

SYNCOUT is an open-drain output that outputs a 180° out-of-phase signal relative to the internal oscillator.

#### **Overtemperature Protection**

Thermal-overload protection limits the total power dissipation in the device. When the junction temperature exceeds 175°C (typ), an internal thermal sensor shuts down the internal bias regulator and the step-down controller, allowing the device to cool. The thermal sensor turns on the device again after the junction temperature cools by 15°C.




Figure 2. Adjustable Output-Voltage Setting

### **Applications Information**

#### Setting the Output Voltage

Connect FB to BIAS for a fixed 5V output voltage. To set the output to other voltages between 1V and 10V, connect a resistive divider from output (OUT) to FB to AGND (<u>Figure 2</u>). Use the following formula to determine the  $R_{FB2}$  of the resistive divider network:

R<sub>FB2</sub> = R<sub>TOTAL</sub> × V<sub>FB</sub>/V<sub>OUT</sub>

where  $V_{FB} = 1V$ ,  $R_{TOTAL} =$  selected total resistance of  $R_{FB1}$ ,  $R_{FB2}$  in  $\Omega$ , and  $V_{OUT}$  is the desired output in volts. Calculate  $R_{FB1}$  (OUT to FB resistor) with the following equation:

$$R_{FB1} = R_{FB2} \left[ \left( \frac{V_{OUT}}{V_{FB}} \right) - 1 \right]$$

where  $V_{FB} = 1V$  (see the *Electrical Characteristics* table).

#### FPWM/Skip Modes

The devices offer a pin-selectable skip mode or fixed-frequency PWM mode option. They have an internal LS MOSFET that turns on when the FSYNC pin is connected to  $V_{BIAS}$  or if there is a clock present on the FSYNC pin. This enables the fixed-frequency-forced PWM mode operation over the entire load range. This option allows the user to maintain fixed frequency over the entire load range in applications that require tight control on EMI. Even though the device has an internal LS MOSFET for fixed-frequency operation, an external Schottky diode is still required to support the entire load range. If the FSYNC pin is connected to GND, the skip mode is enabled on the device.




Figure 3. Switching Frequency vs. R<sub>FOSC</sub>

# 36V, 3.5A, 2.2MHz Step-Down Converters with 28µA Quiescent Current

In skip mode of operation, the converter's switching frequency is load dependent. At higher load current, the switching frequency does not change and the operating mode is similar to the FPWM mode. Skip mode helps improve efficiency in light-load applications by allowing the converters to turn on the high-side switch only when the output voltage falls below a set threshold. As such, the converters do not switch MOSFETs on and off as often as is the case in the FPWM mode. Consequently, the gate charge and switching losses are much lower in skip mode.

#### **Inductor Selection**

Three key inductor parameters must be specified for operation with the devices: inductance value (L), inductor saturation current ( $I_{SAT}$ ), and DC resistance ( $R_{DCR}$ ). To select inductance value, the ratio of inductor peak-to-peak AC current to DC average current (LIR) must be selected first. A good compromise between size and loss is a 30% peak-to-peak ripple current to average current ratio (LIR = 0.3). The switching frequency, input voltage, output voltage, and selected LIR then determine the inductor value as follows:

$$L = \frac{V_{OUT} (V_{SUP} - V_{OUT})}{V_{SUP} f_{SW} I_{OUT} LIR}$$

where  $V_{SUP}$ ,  $V_{OUT}$ , and  $I_{OUT}$  are typical values (so that efficiency is optimum for typical conditions). The switching frequency is set by  $R_{FOSC}$  (see Figure 3).

#### Input Capacitor

The input filter capacitor reduces peak currents drawn from the power source and reduces noise and voltage ripple on the input caused by the circuit's switching.

The input capacitor RMS current requirement ( ${\sf I}_{\sf RMS})$  is defined by the following equation:

$$I_{RMS} = I_{LOAD(MAX)} \frac{\sqrt{V_{OUT}(V_{SUP} - V_{OUT})}}{V_{SUP}}$$

 $I_{RMS}$  has a maximum value when the input voltage equals twice the output voltage ( $V_{SUP} = 2V_{OUT}$ ), so  $I_{RMS}(MAX) = I_{LOAD}(MAX)/2$ .

Choose an input capacitor that exhibits less than +10°C self-heating temperature rise at the RMS input current for optimal long-term reliability.

The input voltage ripple is composed of  $\Delta V_Q$  (caused by the capacitor discharge) and  $\Delta V_{ESR}$  (caused by the ESR of the capacitor). Use low-ESR ceramic capacitors with high ripple current capability at the input. Assume

# 36V, 3.5A, 2.2MHz Step-Down Converters with 28µA Quiescent Current

the contribution from the ESR and capacitor discharge equal to 50%. Calculate the input capacitance and ESR required for a specified input voltage ripple using the following equations:

$$\text{ESR}_{\text{IN}} = \frac{\Delta \text{V}_{\text{ESR}}}{\text{I}_{\text{OUT}} + \frac{\Delta \text{I}_{\text{L}}}{2}}$$

where:

$$\Delta I_{L} = \frac{(V_{SUP} - V_{OUT}) \times V_{OUT}}{V_{SUP} \times f_{SW} \times L}$$

and:

$$C_{IN} = \frac{I_{OUT} \times D(1-D)}{\Delta V_Q \times f_{SW}}$$
 and  $D = \frac{V_{OUT}}{V_{SUPSW}}$ 

where I<sub>OUT</sub> is the maximum output current and D is the duty cycle.

#### **Output Capacitor**

The output filter capacitor must have low enough ESR to meet output ripple and load transient requirements. The output capacitance must be high enough to absorb the inductor energy while transitioning from full-load to no-load conditions without tripping the overvoltage fault protection. When using high-capacitance, low-ESR capacitors, the filter capacitor's ESR dominates the output voltage ripple. So the size of the output capacitor depends on the maximum ESR required to meet the output voltage ripple (V<sub>RIPPLE(P-P)</sub>) specifications:

 $V_{RIPPLE(P-P)} = ESR \times I_{LOAD(MAX)} \times LIR$ 

The actual capacitance value required relates to the physical size needed to achieve low ESR, as well as to the chemistry of the capacitor technology. Thus, the capacitor is usually selected by ESR and voltage rating rather than by capacitance value.

When using low-capacity filter capacitors, such as ceramic capacitors, size is usually determined by the capacity needed to prevent voltage droop and voltage rise from causing problems during load transients. Generally, once enough capacitance is added to meet the overshoot requirement, undershoot at the rising load edge is no longer a problem. However, low capacity filter capacitors typically have high ESR zeros that can affect the overall stability.

#### **Rectifier Selection**

The devices require an external Schottky diode rectifier as a freewheeling diode when they are configured for




Figure 4. Compensation Network

skip-mode operation. Connect this rectifier close to the device, using short leads and short PCB traces. In FPWM mode, the Schottky diode helps minimize efficiency losses by diverting the inductor current that would otherwise flow through the low-side MOSFET. Choose a rectifier with a voltage rating greater than the maximum expected input voltage, V<sub>SUPSW</sub>. Use a low forward-voltage-drop Schottky rectifier to limit the negative voltage at LX. Avoid higher than necessary reverse-voltage Schottky rectifiers that have higher forward-voltage drops.

#### **Compensation Network**

The devices use an internal transconductance error amplifier with its inverting input and its output available to the user for external frequency compensation. The output capacitor and compensation network determine the loop stability. The inductor and the output capacitor are chosen based on performance, size, and cost. Additionally, the compensation network optimizes the control-loop stability.

The controller uses a current-mode control scheme that regulates the output voltage by forcing the required current through the external inductor. The device uses the voltage drop across the high-side MOSFET to sense inductor current. Current-mode control eliminates the double pole in the feedback loop caused by the inductor and output capacitor, resulting in a smaller phase shift and requiring less elaborate error-amplifier compensation than voltage-mode control. Only a simple single-series resistor (R<sub>C</sub>) and capacitor (C<sub>C</sub>) are required to have a stable, high-bandwidth loop in applications where ceramic capacitors are used for output filtering (Figure 4). For other types of capacitors, due to the higher capacitance and ESR, the frequency of the zero created by the capacitance and ESR is lower than the desired closed-loop crossover frequency. To stabilize a nonceramic output capacitor loop, add another compensation capacitor (C<sub>F</sub>) from COMP to GND to cancel this ESR zero.

## 36V, 3.5A, 2.2MHz Step-Down Converters with 28µA Quiescent Current

The basic regulator loop is modeled as a power modulator, output feedback divider, and an error amplifier. The power modulator has a DC gain set by  $g_m \times R_{LOAD}$ , with a pole and zero pair set by  $R_{LOAD}$ , the output capacitor ( $C_{OUT}$ ), and its ESR. The following equations allow to approximate the value for the gain of the power modulator (GAIN<sub>MOD(dc)</sub>), neglecting the effect of the ramp stabilization. Ramp stabilization is necessary when the duty cycle is above 50% and is internally done for the device.

$$GAIN_{MOD(dc)} = g_m \times R_{LOAD}$$

where 
$$R_{LOAD} = V_{OUT}/I_{LOUT(MAX)}$$
 in  $\Omega$  and  $g_m = 3S$ .

In a current-mode step-down converter, the output capacitor, its ESR, and the load resistance introduce a pole at the following frequency:

$$f_{pMOD} = \frac{1}{2\pi \times C_{OUT} \times R_{LOAD}}$$

The output capacitor and its ESR also introduce a zero at:

$$f_{zMOD} = \frac{1}{2\pi \times ESR \times C_{OUT}}$$

When  $C_{OUT}$  is composed of "n" identical capacitors in parallel, the resulting  $C_{OUT} = n \times C_{OUT(EACH)}$ , and ESR = ESR<sub>(EACH)</sub>/n. Note that the capacitor zero for a parallel combination of alike capacitors is the same as for an individual capacitor.

The feedback voltage-divider has a gain of GAIN<sub>FB</sub> = V<sub>FB</sub>/V<sub>OUT</sub>, where V<sub>FB</sub> is 1V (typ). The transconductance error amplifier has a DC gain of GAIN<sub>EA(dc)</sub> =  $g_{m,EA} \times R_{OUT,EA}$ , where  $g_{m,EA}$  is the error amplifier transconductance, which is 700µS (typ), and  $R_{OUT,EA}$  is the output resistance of the error amplifier 50M $\Omega$ .

A dominant pole ( $f_{dpEA}$ ) is set by the compensation capacitor ( $C_C$ ) and the amplifier output resistance ( $R_{OUT,EA}$ ). A zero ( $f_{zEA}$ ) is set by the compensation resistor ( $R_C$ ) and the compensation capacitor ( $C_C$ ). There is an optional pole ( $f_{pEA}$ ) set by  $C_F$  and  $R_C$  to cancel the output capacitor ESR zero if it occurs near the crossover frequency ( $f_C$ ), where the loop gain equals 1 (0dB)). Thus:

$$f_{dpEA} = \frac{1}{2\pi \times C_C \times (R_{OUT,EA} + R_C)}$$
$$f_{zEA} = \frac{1}{2\pi \times C_C \times R_C}$$
$$f_{pEA} = \frac{1}{2\pi \times C_F \times R_C}$$

The loop-gain crossover frequency ( $f_C$ ) should be set below 1/5th of the switching frequency and much higher than the power-modulator pole ( $f_{pMOD}$ ):

$$f_{pMOD} \ll f_C \le \frac{f_{SW}}{5}$$

The total loop gain as the product of the modulator gain, the feedback voltage-divider gain, and the error amplifier gain at  $f_{\rm C}$  should be equal to 1. So:

$$\begin{aligned} \text{GAIN}_{\text{MOD}(\text{fC})} & \times \frac{\text{V}_{\text{FB}}}{\text{V}_{\text{OUT}}} \times \text{GAIN}_{\text{EA}(\text{fC})} = 1 \\ \\ \text{GAIN}_{\text{EA}(\text{fC})} & = g_{\text{m}, \text{EA}} \times \text{R}_{\text{C}} \\ \\ \text{GAIN}_{\text{MOD}(\text{fC})} & = \text{GAIN}_{\text{MOD}(\text{dc})} \times \frac{f_{\text{pMOD}}}{f_{\text{C}}} \end{aligned}$$

Therefore:

$$GAIN_{MOD(fC)} \times \frac{V_{FB}}{V_{OUT}} \times g_{m,EA} \times R_{C} = 1$$

Solving for  $R_C$ :

$$R_{C} = \frac{V_{OUT}}{g_{m,EA} \times V_{FB} \times GAIN_{MOD(fC)}}$$

Set the error-amplifier compensation zero formed by  $R_C$  and Cc (f\_{zEA}) at the f\_{pMOD}. Calculate the value of C\_C a follows:

$$C_{\rm C} = \frac{1}{2\pi \times f_{\rm pMOD} \times R_{\rm C}}$$

If  $f_{zMOD}$  is less than 5 x  $f_C$ , add a second capacitor,  $C_F$ , from COMP to GND and set the compensation pole formed by  $R_C$  and  $C_F$  ( $f_{pEA}$ ) at the  $f_{zMOD}$ . Calculate the value of  $C_F$  as follows:

$$C_{F} = \frac{1}{2\pi \times f_{zMOD} \times R_{C}}$$

As the load current decreases, the modulator pole also decreases; however, the modulator gain increases accordingly and the crossover frequency remains the same.


# 36V, 3.5A, 2.2MHz Step-Down Converters with 28µA Quiescent Current

#### **PCB Layout Guidelines**

Careful PCB layout is critical to achieve low switching losses and clean, stable operation. Use a multilayer board whenever possible for better noise immunity and power dissipation. Follow these guidelines for good PCB layout:

- Use a large contiguous copper plane under the IC package. Ensure that all heat-dissipating components have adequate cooling. The bottom pad of the IC must be soldered down to this copper plane for effective heat dissipation and for getting the full power out of the IC. Use multiple vias or a single large via in this plane for heat dissipation.
- 2) Isolate the power components and high current path from the sensitive analog circuitry. Doing so is essential to prevent any noise coupling into the analog signals.
- 3) Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitter-free operation. The high-current path composed of the input capacitor, high-side FET, inductor, and the output capacitor should be as short as possible.

- 4) Keep the power traces and load connections short. This practice is essential for high efficiency. Use thick copper PCBs (2oz vs. 1oz) to enhance full-load efficiency.
- 5) The analog signal lines should be routed away from the high-frequency planes. Doing so ensures integrity of sensitive signals feeding back into the IC.
- 6) The ground connection for the analog and power section should be close to the IC. This keeps the ground current loops to a minimum. In cases where only one ground is used, enough isolation between analog return signals and high power signals must be maintained.



## **Typical Application Circuit**

# 36V, 3.5A, 2.2MHz Step-Down Converters with 28µA Quiescent Current

## **Ordering Information/Selector Guide**

	V <sub>OUT</sub>					
PART	ADJUSTABLE (FB CONNECTED TO RESISTIVE DIVIDER) (V)	FIXED (FB CONNECTED TO BIAS) (V)	SPREAD SPECTRUM	TEMP RANGE	PIN- PACKAGE	
MAX16935BAUER/V+	1 to 10	5	Off	-40°C to +125°C	16 TSSOP-EP*	
MAX16935BAUES/V+	1 to 10	5	On	-40°C to +125°C	16 TSSOP-EP*	
MAX16935CAUER/V+	1 to 10	5	Off	-40°C to +125°C	16 TSSOP-EP*	
MAX16935CAUES/V+	1 to 10	5	On	-40°C to +125°C	16 TSSOP-EP*	
MAX16935CAUERB/V+	1 to 10	3.3	Off	-40°C to +125°C	16 TSSOP-EP*	
MAX16935CAUESB/V+	1 to 10	3.3	On	-40°C to +125°C	16 TSSOP-EP*	
MAX16935RATE/V+	1 to 10	5	Off	-40°C to +125°C	16 TQFN-EP*	
MAX16935RATEB/V+	1 to 10	3.3	Off	-40°C to +125°C	16 TQFN-EP*	
MAX16935RAUE/V+	1 to 10	5	Off	-40°C to +125°C	16 TSSOP-EP*	
MAX16935RAUEB/V+	1 to 10	3.3	Off	-40°C to +125°C	16 TSSOP-EP*	
MAX16935SATE/V+	1 to 10	5	On	-40°C to +125°C	16 TQFN-EP*	
MAX16935SATEB/V+	1 to 10	3.3	On	-40°C to +125°C	16 TQFN-EP*	
MAX16935SAUE/V+	1 to 10	5	On	-40°C to +125°C	16 TSSOP-EP*	
MAX16935SAUEB/V+	1 to 10	3.3	On	-40°C to +125°C	16 TSSOP-EP*	
MAX16939ATERA/V+	1 to 10	5	Off	-40°C to +125°C	16 TQFN-EP*	
MAX16939ATERB/V+	1 to 10	3.3	Off	-40°C to +125°C	16 TQFN-EP*	
MAX16939AUERA/V+**	1 to 10	5	Off	-40°C to +125°C	16 TSSOP-EP*	
MAX16939AUERB/V+**	1 to 10	3.3	Off	-40°C to +125°C	16 TSSOP-EP*	
MAX16939ATESA/V+	1 to 10	5	On	-40°C to +125°C	16 TQFN-EP*	
MAX16939ATESB/V+	1 to 10	3.3	On	-40°C to +125°C	16 TQFN-EP*	
MAX16939AUESA/V+**	1 to 10	5	On	-40°C to +125°C	16 TSSOP-EP*	
MAX16939AUESB/V+**	1 to 10	3.3	On	-40°C to +125°C	16 TSSOP-EP*	

/V denotes an automotive qualified part.

+Denotes a lead(Pb)-free/RoHS-compliant package.

\*EP = Exposed pad.

\*\*Future product—contact factory for availability.

#### **Chip Information**

PROCESS: BICMOS

### **Package Information**

For the latest package outline information and land patterns (footprints), go to **www.maximintegrated.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
16 TQFN-EP	T1655+4	<u>21-0140</u>	<u>90-0121</u>
16 TSSOP-EP	U16E+3	<u>21-0108</u>	<u>90-0120</u>