36V, 2A, 2.2MHz Step-Down Converter with Low Operating Current

General Description

The MAX16977 is a 2A, current-mode, step-down converter with an integrated high-side switch. The device is designed to operate with input voltages from 3.5V to 36V while using only 30µA quiescent current at no load. The switching frequency is adjustable from 1MHz to 2.2MHz by an external resistor and can be synchronized to an external clock. The output voltage is pin selectable to be 5V fixed or adjustable from 1V to 10V. The wide input voltage range along with its ability to operate at high duty cycle during undervoltage transients makes the device ideal for automotive and industrial applications.

The device operates in skip mode for reduced current consumption in light-load applications. Protection features include overcurrent limit, overvoltage, and thermal shutdown with automatic recovery. The device also features a power-good monitor to ease power-supply sequencing.

The device operates over the -40°C to +125°C automotive temperature range, and is available in 16-pin TSSOP and TQFN (5mm x 5mm) packages with exposed pads.

Applications

Automotive

Industrial

High-Voltage Input DC-DC Converters


Point-of-Load Applications

Typical Application Circuit

Benefits and Features

- Supports Up to 2A Loads without External FET Saves Space and Cost
 - Integrated 2A Internal High-Side (70mΩ typ) Switch
 - Fast Load-Transient Response and Current-Mode Architecture
- Direct Car Battery to Sub-5V Rail Conversion at Beyond 2MHz Reduces External Component Count
 - 5V Fixed or 1V to 10V Adjustable Output Voltage
 - High Duty Cycle During Undervoltage Transients
- Robust Input Voltage Up to 36V Supports Automotive Applications
 - Wide 3.5V to 36V Input Voltage Range
 - 42V Input Transients Tolerance
 - Overvoltage, Undervoltage, Overtemperature, and Short-Circuit Protections
- Meets Tight OEM Power-Consumption Requirements with Low I_O
 - · 30µA Standby Mode Operating Current
 - 5µA Typical Shutdown Current
- Advanced Clock Capabilities Offer Further Reduction in EMI if Necessary to Enable Noise-Free System Design
 - Adjustable Switching Frequency (1MHz to 2.2MHz)
 - Frequency-Synchronization Input
 - Spread Spectrum (Optional)

Ordering Information appears at end of data sheet.





Absolute Maximum Ratings

SUP, SUPSW, LX, EN to GND	0.3V to +42V
SUP to SUPSW	0.3V to +0.3V
BST to GND	0.3V to +47V
BST to LX	0.3V to +6V
OUT to GND	0.3V to +12V
FOSC, COMP, BIAS, FSYNC, I.C., PGOOD,	
FB to GND	0.3V to +6V
LX Continuous RMS Current	3A
Output Short-Circuit Duration	Continuous

Continuous Power Dissipation ($T_A = +70$ °C)	
TSSOP (derate 26.1mW/°C above +70°C)	
TQFN (derate 28.6mW/°C above +70°C)	2285.7mW*
Operating Temperature Range	-40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Package Thermal Characteristics (Note 1)

TSSOP

Junction-to-Ambient Thermal Resistance (θ_{JA})......38.3°C/W Junction-to-Case Thermal Resistance (θ_{JC})......3°C/W

TQFN

Junction-to-Ambient Thermal Resistance (θ_{JA})........35°C/W Junction-to-Case Thermal Resistance (θ_{JC})......2.7°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to **www.maximintegrated.com/thermal-tutorial**.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics

 $(V_{SUP} = V_{SUPSW} = 14V, V_{EN} = 14V, C_{BIAS} = 1\mu F, R_{FOSC} = 12k\Omega, T_A = T_J = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage Range	V _{SUP} , V _{SUPSW}		3.5		36	V
Load-Dump Event Supply Voltage	V _{SUP_LD}	t _{LD} < 1s			42	V
	I _{SUP}	$I_{LOAD} = 1.5A$		3.5		mA
Supply Current		Standby mode, no load, V _{OUT} = 5V		30	60	
Supply Current	ISUP_STANDBY	Standby mode, no load, $V_{OUT} = 5V$, $T_A = +25$ °C		30	45	μΑ
Shutdown Supply Current	I _{SHDN}	V _{EN} = 0V		5	12	μΑ
BIAS Regulator Voltage	V _{BIAS}	$V_{SUP} = V_{SUPSW} = 6V \text{ to } 36V$	4.7	5	5.3	V
BIAS Undervoltage Lockout	V _{UVBIAS}	V _{BIAS} rising	2.9	3.1	3.3	V
BIAS Undervoltage-Lockout Hysteresis				400		mV
Thermal Shutdown Threshold				+175		°C
Thermal-Shutdown Threshold Hysteresis				15		°C

^{*}As per the JEDEC 51 standard (multilayer board).

Electrical Characteristics (continued)

 $(V_{SUP} = V_{SUPSW} = 14V, V_{EN} = 14V, C_{BIAS} = 1\mu F, R_{FOSC} = 12k\Omega, T_A = T_J = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
OUTPUT VOLTAGE (OUT)						
Output Voltage	V _{OUT}	$V_{FB} = V_{BIAS}$, normal operation		5	5.075	V
Skip-Mode Output Voltage	V _{OUT_SKIP}	No load, V _{FB} = V _{BIAS}	4.925	5	5.15	V
Adjustable Output Voltage Range	V _{OUT_ADJ}	FB connected to external resistive divider	1		10	V
Load Regulation		V _{FB} = V _{BIAS} , 30mA < I _{LOAD} < 2A		0.5		%
Line Regulation		V _{FB} = V _{BIAS} , 6V < V _{SUPSW} < 36V		0.02		%/V
BST Input Current	I _{BST_ON}	High-side on, $V_{BST} - V_{LX} = 5V$		1.5	2.5	mA
LX Current Limit	I _{LX}	(Note 2)	2.4	3	4	А
Skip-Mode Threshold	I _{SKIP_TH}			300		mA
Spread Spectrum	_	Spread spectrum enabled		6		%
Power-Switch On-Resistance	R _{ON}	R _{ON} measured between SUPSW and LX, I _{LX} = 1A, V _{BIAS} = 5V		70	150	mΩ
High-Side Switch Leakage Current		V _{SUP} = 36V, V _{LX} = 0V, T _A = +25°C			1	μΑ
TRANSCONDUCTANCE AMPLI	FIER (COMP)					
FB Input Current	I _{FB}			10		nA
		FB connected to an external resistive divider; 0°C < T _A < +125°C	0.99	1.0	1.01	.,
FB Regulation Voltage	V _{FB}	VFB FB connected to an external resistive divider; -40°C < T _A < +125°C	0.985	1.0	1.015	V
FB Line Regulation	ΔV_{LINE}	6V < V _{SUP} < 36V		0.02		%/V
Transconductance (from FB to COMP)	9m	V _{FB} = 1V, V _{BIAS} = 5V (Note 2)		900		μS
Minimum On-Time	t _{ON_MIN}			80		ns
		$f_{SW} = 2.2MHz$		98		
Maximum Duty Cycle	DC _{MAX}	f _{SW} = 1MHz	99			%
OSCILLATOR FREQUENCY		,				
Oscillator Frequency		$R_{EOSC} = 12k\Omega$	2.05	2.20	2.35	MHz
EXTERNAL CLOCK INPUT (FS)	(NC)					
FSYNC Input Current		T _A at +25°C			1	μA
External Input Clock Acquisition Time	t _{FSYNC}			1		Cycles
External Input Clock Frequency	nput Clock Frequency (Note 2)		f _{OSC} + 10%			Hz
External Input Clock High Threshold	V _{FSYNC_HI}	V _{FSYNC} rising	1.4			V

Electrical Characteristics (continued)


 $(V_{SUP} = V_{SUPSW} = 14V, V_{EN} = 14V, C_{BIAS} = 1 \mu F, R_{FOSC} = 12 k \Omega, T_{A} = T_{J} = -40 ^{\circ} C \ to \ +125 ^{\circ} C, unless otherwise noted. Typical values are at T_{A} = +25 ^{\circ} C.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
External Input Clock Low Threshold	V _{FSYNC_LO}	V _{FSYNC} falling			0.4	V	
Soft-Start Time	t _{SS}			8.5		ms	
ENABLE INPUT (EN)							
Enable Input-High Threshold	V _{EN_HI}		2			V	
Enable Input-Low Threshold	V _{EN_LO}				0.9	V	
Enable Threshold Voltage Hysteresis	V _{EN,HYS}			0.2		V	
Enable Input Current	I _{EN}	$T_A = +25^{\circ}C$			1	μA	
RESET							
Output Overvoltage Trip Threshold	V _{OUT_OV}		105	110	115	%V _{FB}	
DOOOD Outtobing Lavel	VTH_RISING	V_{FB} rising, $V_{\overline{PGOOD}} = high$	93	95	97	── %V _{ER}	
PGOOD Switching Level	V _{TH_FALLING}	V_{FB} falling, $V_{\overline{PGOOD}} = low$	90	92.5	95		
PGOOD Debounce			10	35	60	μs	
PGOOD Output Low Voltage		I _{SINK} = 5mA			0.4	V	
PGOOD Leakage Current		V_{OUT} in regulation, $T_A = +25$ °C			1	μΑ	

Note 2: Guaranteed by design; not production tested.


Typical Operating Characteristics


 $(V_{SUP} = V_{SUPSW} = 14V, V_{EN} = 14V, V_{OUT} = 5V, V_{FSYNC} = 0V, R_{FOSC} = 12.1 \text{kHz}, T_A = +25 ^{\circ}\text{C}, unless otherwise noted.})$




Typical Operating Characteristics (continued)


(V_{SUP} = V_{SUPSW} = 14V, V_{EN} = 14V, V_{OUT} = 5V, V_{FSYNC} = 0V, R_{FOSC} = 12.1kHz, T_A = +25°C, unless otherwise noted.)






FSYNC TRANSITION FROM INTERNAL TO EXTERNAL FREQUENCY (3.3V/2.2MHz CONFIGURATION)







V_{IN} 10V/div 0V 5V/2.2MHz 100ms/div




Typical Operating Characteristics (continued)


 $(V_{SUP} = V_{SUPSW} = 14V, V_{EN} = 14V, V_{OUT} = 5V, V_{FSYNC} = 0V, R_{FOSC} = 12.1 \text{kHz}, T_A = +25 ^{\circ}\text{C}, unless otherwise noted.})$







-40 -25 -10 5 20 35 50 65 80 95 110 125













Typical Operating Characteristics (continued)

(V_{SUP} = V_{SUPSW} = 14V, V_{EN} = 14V, V_{OUT} = 5V, V_{FSYNC} = 0V, R_{FOSC} = 12.1kHz, T_A = +25°C, unless otherwise noted.)










Pin Configurations




Pin Descriptions

PIN		NAME	FUNCTION		
TSSOP	TQFN	INAIVIE	FUNCTION		
1	15	FSYNC	Synchronization Input. The device synchronizes to an external signal applied to FSYNC. The external clock frequency must be 10% greater than the internal clock frequency for proper operation. Connect FSYNC to GND if the internal clock is used.		
2	16	FOSC	Resistor-Programmable Switching-Frequency Setting Control Input. Connect a resistor from FOSC to GND to set the switching frequency.		
3	1	PGOOD	Open-Drain, Active-Low Output. \overline{PGOOD} asserts when V_{OUT} is below the 92.5% regulation point. \overline{PGOOD} deasserts when V_{OUT} is above the 95% regulation point.		
4	2	OUT	Switch Regulator Output. OUT also provides power to the internal circuitry when the output voltage of the converter is set between 3V and 5V during standby mode.		
5	3	FB	Feedback Input. Connect an external resistive divider from OUT to FB and GND to set the output voltage. Connect to BIAS to set the output voltage to 5V.		
6	4	СОМР	Error-Amplifier Output. Connect an RC network from COMP to GND for stable operation. See the <i>Compensation Network</i> section for more details.		
7	5	BIAS	Linear-Regulator Output. BIAS powers up the internal circuitry. Bypass with a 1µF capacitor to ground.		
8	6	GND	Ground		
9	7	BST	High-Side Driver Supply. Connect a 0.1µF capacitor between LX and BST for proper operation.		

Pin Descriptions (continued)

P	IN	NAME	FUNCTION
TSSOP	TQFN	NAME	FUNCTION
10	8 SUP		Voltage Supply Input. SUP powers up the internal linear regulator. Connect a 1µF capacitor to ground.
11, 12	9, 10	LX	Inductor Switching Node. Connect a Schottky diode between LX and GND.
13, 14	11, 12 SUPSW		Internal High-Side Switch-Supply Input. SUPSW provides power to the internal switch. Connect a 1µF and 4.7µF capacitor to ground.
15	13	EN	SUP Voltage-Compatible Enable Input. Drive EN low to disable the device. Drive EN high to enable the device.
16	14	I.C.	Internally Connected. Connect to ground for proper operation.
_	— — EP		Exposed Pad. Connect EP to a large-area contiguous copper ground plane for effective power dissipation. Do not use as the only IC ground connection. EP must be connected to GND.

Internal Block Diagram



36V, 2A, 2.2MHz Step-Down Converter with Low Operating Current

Detailed Description

The MAX16977 is a constant-frequency, current-mode, automotive buck converter with an integrated high-side switch. The device operates with input voltages from 3.5V to 36V and tolerates input transients up to 42V. During undervoltage events, such as cold-crank conditions, the internal pass device maintains 98% duty cycle.

The switching frequency is resistor programmable from 1MHz to 2.2MHz to allow optimization for efficiency, noise, and board space. A synchronization input, FSYNC, allows the device to synchronize to an external clock frequency.

During light-load conditions, the device enters skip mode for high efficiency. The 5V fixed output voltage eliminates the need for external resistors and reduces the supply current to 30µA. See the <u>Internal Block Diagram</u> for more information.

Wide Input Voltage Range (3.5V to 36V)

The device includes two separate supply inputs, SUP and SUPSW, specified for a wide 3.5V to 36V input voltage range. V_{SUP} provides power to the device, and V_{SUPSW} provides power to the internal switch. When the device is operating with a 3.5V input supply, certain conditions such as cold crank can cause the voltage at SUPSW to drop below the programmed output voltage. As such, the device operates in a high duty-cycle mode to maintain output regulation.

Linear-Regulator Output (BIAS)

The device includes a 5V linear regulator, BIAS, that provides power to the internal circuitry. Connect a $1\mu F$ ceramic capacitor from BIAS to GND.

External Clock Input (FSYNC)

The device synchronizes to an external clock signal applied at FSYNC. The signal at FSYNC must have a 10% higher frequency than the internal clock frequency for proper synchronization.

Soft-Start

The device includes an 8.5ms fixed soft-start time for up to 500µF capacitive load with a 2A resistive load.

Minimum On-Time

The device features a 80ns minimum on-time that ensures proper operation at 2.2MHz switching frequency and high differential voltage between the input and the output. This feature is extremely beneficial in automotive applications where the board space is limited and the converter

needs to maintain a well-regulated output voltage using an input voltage that varies from 9V to 18V. Additionally, the device incorporates an innovative design for fast-loop response that further ensures good output-voltage regulation during transients.

System Enable (EN)

An enable-control input (EN) activates the device from its low-power shutdown mode. EN is compatible with inputs from automotive battery level down to 3.3V. The high-voltage compatibility allows EN to be connected to SUP, KEY/KL30, or the INH pin of a CAN transceiver.

EN turns on the internal regulator. Once V_{BIAS} is above the internal lockout threshold, $V_{UVL} = 3.1V$ (typ), the converter activates and the output voltage ramps up within 8.5ms.

A logic-low at EN shuts down the device. During shut-down, the internal linear regulator and gate drivers turn off. Shutdown is the lowest power state and reduces the quiescent current to $5\mu A$ (typ). Drive EN high to bring the device out of shutdown.

Overvoltage Protection

The device includes overvoltage protection circuitry that protects the device when there is an overvoltage condition at the output. If the output voltage increases by more than 110% of its set voltage, the device stops switching. The device resumes regulation once the overvoltage condition is removed.

Fast Load-Transient Response

Current-mode buck converters include an integrator architecture and a load-line architecture. The integrator architecture has large loop gain but slow transient response. The load-line architecture has fast transient response but low loop gain. The device features an integrator architecture with innovative design to improve transient response. Thus, the device delivers high output-voltage accuracy, plus the output can recover quickly from a transient overshoot, which could damage other on-board components during load transients.

Overload Protection

The overload protection circuitry is triggered when the device is in current limit and V_{OUT} is below the reset threshold. Under these conditions the device turns off the high-side switch for 16ms and re-enters soft-start. If the overload condition is still present, the device repeats the cycle.

Skip Mode/Standby Mode

During light-load operation, $I_{INDUCTOR} \leq 185 \text{mA}$, the device enters skip mode operation. Skip mode turns off the majority of circuitry and allows the output to drop below regulation voltage before the switch is turned on again. The lower the load current, the longer it takes for the regulator to initiate a new cycle. Because the converter skips unnecessary cycles and turns off the majority of circuitry, the converter efficiency increases. When the high-side FET stops switching for more than 50µs, most of the internal circuitry, including LDO, draws power from V_{OUT} (for $V_{OUT} = 3V$ to 5.5V), allowing current consumption from the battery to drop to only 30µA.

Spread Spectrum

The IC has an internal spread-spectrum option to optimize EMI performance. This is factory set and the S-version of the IC should be ordered. For spread-spectrum-enabled ICs, the operating frequency is varied $\pm 6\%$ up from the base 2.2MHz frequency. The modulation signal is a triangular wave with a period of 400 μ s. Therefore, fOSC




Figure 1. Adjustable Output-Voltage Setting




Figure 2. Switching Frequency vs. R_{FOSC}

ramps up 6% in 200µs and then ramps down 6% and back to 2.2MHz in 200µs. The cycle repeats. The 400µs modulation period is fixed for other fOSC frequency. The internal spread spectrum is disabled if the IC is synced to an external clock. However, the IC accepts an external spread-spectrum clock.

Overtemperature Protection

Thermal-overload protection limits the total power dissipation in the device. When the junction temperature exceeds +175°C (typ), an internal thermal sensor shuts down the internal bias regulator and the step-down converter, allowing the IC to cool. The thermal sensor turns on the IC again after the junction temperature cools by 15°C.

Applications Information

Setting the Output Voltage

Connect FB to BIAS for a fixed 5V output voltage. To set the output to other voltages between 1V and 10V, connect a resistive divider from output (OUT) to FB to GND (Figure 1). Calculate R_{FB1} (OUT to FB resistor) with the following equation:

$$R_{FB1} = R_{FB2} \left[\left(\frac{V_{OUT}}{V_{FB}} \right) - 1 \right]$$

where V_{FB} = 1V (see the *Electrical Characteristics* table).

Internal Oscillator

The switching frequency (fsw) is set by a resistor (RFOSC) connected from FOSC to GND. See Figure 2 to select the correct RFOSC value for the desired switching frequency. For example, a 2.2MHz switching frequency is set with RFOSC = 12k Ω . Higher frequencies allow designs with lower inductor values and less output capacitance. Consequently, peak currents and I²R losses are lower at higher switching frequencies, but core losses, gate charge currents, and switching losses increase.

Inductor Selection

Three key inductor parameters must be specified for operation with the device: inductance value (L), inductor saturation current (I_{SAT}), and DC resistance (R_{DCR}). To select inductance value, the ratio of inductor peak-to-peak AC current to DC average current (LIR) must be selected first. A good compromise between size and loss is a 30% peak-to-peak ripple current to average-current

36V, 2A, 2.2MHz Step-Down Converter with Low Operating Current

ratio (LIR = 0.3). The switching frequency, input voltage, output voltage, and selected LIR then determine the inductor value as follows:

$$L = \frac{V_{OUT}(V_{SUP} - V_{OUT})}{V_{SUP}f_{SW}I_{OUT}LIR}$$

where V_{SUP} , V_{OUT} , and I_{OUT} are typical values (so that efficiency is optimum for typical conditions). The switching frequency is set by R_{FOSC} (see the *Internal Oscillator* section). The exact inductor value is not critical and can be adjusted to make trade-offs among size, cost, efficiency, and transient response requirements. <u>Table 1</u> shows a comparison between small and large inductor sizes.

The inductor value must be chosen so that the maximum inductor current does not reach the device's minimum current limit. The optimum operating point is usually found between 25% and 35% ripple current. When pulse skipping (FSYNC low and light loads), the inductor value also determines the load-current value at which PFM/PWM switchover occurs.

Find a low-loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. Most inductor manufacturers provide inductors in standard values, such as 1.0µH, 1.5µH, 2.2µH, 3.3µH, etc. Also look for nonstandard values, which can provide a better compromise in LIR across the input voltage range. If using a swinging inductor (where the no-load inductance decreases linearly with increasing current), evaluate the LIR with properly scaled inductance values. For the selected inductance value, the actual peak-to-peak inductor ripple current ($\Delta I_{INDUCTOR}$) is defined by:

$$\Delta I_{INDUCTOR} = \frac{V_{OUT}(V_{SUP} - V_{OUT})}{V_{SUP} \times f_{SW} \times L}$$

where $\Delta I_{INDUCTOR}$ is in A, L is in H, and f_{SW} is in Hz.

Ferrite cores are often the best choices, although powdered iron is inexpensive and can work well at 200kHz. The core must be large enough not to saturate at the peak inductor current (IPEAK):

$$I_{PEAK} = I_{LOAD(MAX)} + \frac{\Delta I_{INDUCTOR}}{2}$$

Input Capacitor

The input filter capacitor reduces peak currents drawn from the power source and reduces noise and voltage ripple on the input caused by the circuit's switching.

Table 1. Inductor Size Comparison

INDUCTOR SIZE					
SMALLER	LARGER				
Lower price	Smaller ripple				
Smaller form factor	Higher efficiency				
Faster load response	Larger fixed-frequency range in skip mode				

The input capacitor RMS current requirement (I_{RMS}) is defined by the following equation:

$$I_{RMS} = I_{LOAD(MAX)} \frac{\sqrt{V_{OUT}(V_{SUP} - V_{OUT})}}{V_{SUP}}$$

 I_{RMS} has a maximum value when the input voltage equals twice the output voltage ($V_{SUP} = 2V_{OUT}$), so $I_{RMS(MAX)} = I_{LOAD(MAX)}/2$.

Choose an input capacitor that exhibits less than 10°C self-heating temperature rise at the RMS input current for optimal long-term reliability.

The input-voltage ripple is composed of ΔV_Q (caused by the capacitor discharge) and ΔV_{ESR} (caused by the equivalent series resistance (ESR) of the capacitor). Use low-ESR ceramic capacitors with high ripple-current capability at the input. Assume the contribution from the ESR and capacitor discharge equal to 50%. Calculate the input capacitance and ESR required for a specified input-voltage ripple using the following equations:

$$ESR_{IN} = \frac{\Delta V_{ESR}}{I_{OUT} + \frac{\Delta I_{L}}{2}}$$

where

$$\Delta I_{L} = \frac{(V_{SUP} - V_{OUT}) \times V_{OUT}}{V_{SUP} \times f_{SW} \times L}$$

and

$$C_{IN} = \frac{I_{OUT} \times D(1-D)}{\Delta V_{O} \times f_{SW}}$$
 and $D = \frac{V_{OUT}}{V_{SUPSW}}$

where $I_{\mbox{OUT}}$ is the maximum output current, and D is the duty cycle.

Output Capacitor

The output filter capacitor must have low enough ESR to meet output ripple and load-transient requirements, yet have high enough ESR to satisfy stability requirements.

36V, 2A, 2.2MHz Step-Down Converter with Low Operating Current

The output capacitance must be high enough to absorb the inductor energy while transitioning from full-load to no-load conditions without tripping the overvoltage fault protection. When using high-capacitance, low-ESR capacitors, the filter capacitor's ESR dominates the output-voltage ripple. So the size of the output capacitor depends on the maximum ESR required to meet the output-voltage ripple (VRIPPLE(P-P)) specifications:

$$V_{RIPPLE(P-P)} = ESR \times I_{LOAD(MAX)} \times LIR$$

The actual capacitance value required relates to the physical size needed to achieve low ESR, as well as to the chemistry of the capacitor technology. Thus, the capacitor is usually selected by ESR and voltage rating rather than by capacitance value.

When using low-capacity filter capacitors, such as ceramic capacitors, size is usually determined by the capacity needed to prevent voltage droop and voltage rise from causing problems during load transients. Generally, once enough capacitance is added to meet the overshoot requirement, undershoot at the rising load edge is no longer a problem. However, low-capacity filter capacitors typically have high-ESR zeros that can affect the overall stability.

Rectifier Selection

The device requires an external Schottky diode rectifier as a freewheeling diode. Connect this rectifier close to the device using short leads and short PCB traces. Choose a rectifier with a voltage rating greater than the maximum expected input voltage, V_{SUPSW}. Use a low forward-voltage-drop Schottky rectifier to limit the negative voltage at LX. Avoid higher than necessary reverse-voltage Schottky rectifiers that have higher forward-voltage drops.




Figure 3. Compensation Network

Compensation Network

The device uses an internal transconductance error amplifier with its inverting input and its output available to the user for external frequency compensation. The output capacitor and compensation network determine the loop stability. The inductor and the output capacitor are chosen based on performance, size, and cost. Additionally, the compensation network optimizes the control-loop stability.

The controller uses a current-mode control scheme that regulates the output voltage by forcing the required current through the external inductor. The device uses the voltage drop across the high-side MOSFET to sense inductor current. Current-mode control eliminates the double pole in the feedback loop caused by the inductor and output capacitor, resulting in a smaller phase shift and requiring less elaborate error-amplifier compensation than voltagemode control. Only a simple single-series resistor (R_C) and capacitor (C_C) are required to have a stable, highbandwidth loop in applications where ceramic capacitors are used for output filtering (Figure 3). For other types of capacitors, due to the higher capacitance and ESR, the frequency of the zero created by the capacitance and ESR is lower than the desired closed-loop crossover frequency. To stabilize a nonceramic output capacitor loop, add another compensation capacitor (C_F) from COMP to GND to cancel this ESR zero.

The basic regulator loop is modeled as a power modulator, output feedback divider, and an error amplifier. The power modulator has a DC gain set by $g_{mc} \times R_{LOAD}$, with a pole and zero pair set by R_{LOAD} , the output capacitor (C_{OUT}), and its ESR. The following equations allow to approximate the value for the gain of the power modulator ($GAIN_{MOD(DC)}$), neglecting the effect of the ramp stabilization. Ramp stabilization is necessary when the duty cycle is above 50% and is internally done for the device.

$$GAIN_{MOD(DC)} = g_{mc} \times R_{LOAD}$$

where $R_{I,OAD} = V_{OUT}/I_{I,OUT(MAX)}$ in Ω and $g_{mc} = 3S$.

In a current-mode step-down converter, the output capacitor, its ESR, and the load resistance introduce a pole at the following frequency:

$$f_{pMOD} = \frac{1}{2\pi \times C_{OUT} \times R_{LOAD}}$$

The output capacitor and its ESR also introduce a zero at:

$$f_{zMOD} = \frac{1}{2\pi \times ESR \times C_{OUT}}$$

When $C_{\mbox{OUT}}$ is composed of "n" identical capacitors in parallel, the resulting $C_{OUT} = n \times C_{OUT(EACH)}$ and ESR = ESR_(EACH)/n. Note that the capacitor zero for a parallel combination of alike capacitors is the same as for an individual capacitor.

The feedback voltage-divider has a gain of GAINFB = V_{FB}/V_{OUT}, where V_{FB} is 1V (typ).

The transconductance-error amplifier has a DC gain of $GAIN_{EA(DC)} = g_{m.EA} \times R_{OUT.EA}$, where $g_{m.EA}$ is the error-amplifier transconductance, which is 900µS (typ), and ROUT, EA is the output resistance of the error amplifier.

A dominant pole (fdpEA) is set by the compensation capacitor (C_C) and the amplifier output resistance (R_{OUT,EA}). A zero (f_{zEA}) is set by the compensation resistor (R_C) and the compensation capacitor (C_C). There is an optional pole (fpEA) set by CF and RC to cancel the output capacitor ESR zero if it occurs near the crossover frequency (f_C, where the loop gain equals 1 (0dB)). Thus:

$$f_{pdEA} = \frac{1}{2\pi \times C_{C} \times (R_{OUTEA} + R_{C})}$$
$$f_{zEA} = \frac{1}{2\pi \times C_{C} \times R_{C}}$$
$$f_{pEA} = \frac{1}{2\pi \times C_{E} \times R_{C}}$$

The loop-gain crossover frequency (f_C) should be set below 1/5th of the switching frequency and much higher than the power-modulator pole (fpMOD):

$$f_{pMOD} << f_C \le \frac{f_{SW}}{5}$$

36V, 2A, 2.2MHz Step-Down Converter with Low Operating Current

The total loop gain as the product of the modulator gain, the feedback voltage-divider gain, and the error-amplifier gain at f_C should be equal to 1. So:

$$GAIN_{MOD(fC)} \times \frac{V_{FB}}{V_{OUT}} \times GAIN_{EA(fC)} = 1$$

For the case where f_{zMOD} is greater than f_C:

$$\begin{aligned} & \text{GAIN}_{\text{EA}(\text{fC})} = g_{\text{m,EA}} \times R_{\text{C}} \\ & \text{GAIN}_{\text{MOD}(\text{fC})} = \text{GAIN}_{\text{MOD}(\text{DC})} \times \frac{f_{\text{pMOD}}}{f_{\text{C}}} \end{aligned}$$

Therefore:

$$GAIN_{MOD(fC)} \times \frac{V_{FB}}{V_{OUT}} \times g_{m,EA} \times R_{C} = 1$$

Solving for R_C:

$$R_{C} = \frac{V_{OUT}}{g_{mEA} \times V_{FB} \times GAIN_{MOD(fC)}}$$

Set the error-amplifier compensation zero formed by RC and C_C (f_{zEA}) at the f_{DMOD} . Calculate the value of C_C as follows:

$$C_{C} = \frac{1}{2\pi \times f_{pMOD} \times R_{C}}$$

If fzMOD is less than 5 x fc, add a second capacitor, CF, from COMP to GND and set the compensation pole formed by R_C and C_F (f_{pEA}) at the f_{zMOD}. Calculate the value of CF as follows:

$$C_F = \frac{1}{2\pi \times f_{zMOD} \times R_C}$$

As the load current decreases, the modulator pole also decreases; however, the modulator gain increases accordingly and the crossover frequency remains the same.

For the case where f_{zMOD} is less than f_C :

The power-modulator gain at f_C is:

$$GAIN_{MOD(fC)} = GAIN_{MOD(DC)} \times \frac{f_{pMOD}}{f_{zMOD}}$$

The error-amplifier gain at f_C is:

$$GAIN_{EA(fC)} = g_{m,EA} \times R_C \times \frac{f_{zMOD}}{f_C}$$

36V, 2A, 2.2MHz Step-Down Converter with Low Operating Current

Therefore:

$$GAIN_{MOD(fC)} \times \frac{V_{FB}}{V_{OUT}} \times g_{m,EA} \times R_C \times \frac{f_{zMOD}}{f_C} = 1$$

Solving for R_C:

$$R_{C} = \frac{V_{OUT} \times f_{C}}{g_{mEA} \times V_{FB} \times GAIN_{MOD(fC)} \times f_{zMOD}}$$

Set the error-amplifier compensation zero formed by R_C and C_C at the f_{pMOD} ($f_{zEA} = f_{pMOD}$)

$$C_C = \frac{1}{2\pi \times f_{pMOD} \times R_C}$$

If f_{ZMOD} is less than 5 x f_{C} , add a second capacitor C_{F} from COMP to GND. Set $f_{pEA} = f_{ZMOD}$ and calculate C_{F} as follows:

$$C_F = \frac{1}{2\pi \times f_{zMOD} \times R_C}$$

PCB Layout Guidelines

Careful PCB layout is critical to achieve low switching losses and clean, stable operation. Use a multilayer board whenever possible for better noise immunity and power dissipation. Follow these guidelines for good PCB layout:

 Use a large contiguous copper plane under the IC package. Ensure that all heat-dissipating components have adequate cooling. The bottom pad of the device must be soldered down to this copper plane for effective heat dissipation and for getting the full power out of the IC. Use multiple vias or a single large via in this plane for heat dissipation.

- 2) Isolate the power components and high-current path from the sensitive analog circuitry. This is essential to prevent any noise coupling into the analog signals.
- 3) Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitter-free operation. The high-current path composed of input capacitor, high-side FET, inductor, and the output capacitor should be as short as possible.
- 4) Keep the power traces and load connections short. This practice is essential for high efficiency. Use thick copper PCBs (2oz vs. 1oz) to enhance full-load efficiency.
- 5) The analog signal lines should be routed away from the high-frequency planes. This ensures integrity of sensitive signals feeding back into the IC.
- 6) The ground connection for the analog and power section should be close to the IC. This keeps the ground current loops to a minimum. In cases where only one ground is used, enough isolation between analog return signals and high-power signals must be maintained.

Chip Information

PROCESS: BiCMOS

Ordering Information

PART	SPREAD SPECTURM	TEMP RANGE	PIN-PACKAGE
MAX16977RAUE/V+	Disabled	-40°C to +125°C	16 TSSOP-EP*
MAX16977RAUE+	Disabled	-40°C to +125°C	16 TSSOP-EP*
MAX16977SAUE/V+	Enabled	-40°C to +125°C	16 TSSOP-EP*
MAX16977SAUE+	Enabled	-40°C to +125°C	16 TSSOP-EP*
MAX16977RATE/V+	Disabled	-40°C to +125°C	16 TQFN-EP*
MAX16977RATE+	Disabled	-40°C to +125°C	16 TQFN-EP*
MAX16977SATE/V+	Enabled	-40°C to +125°C	16 TQFN-EP*
MAX16977SATE+	Enabled	-40°C to +125°C	16 TQFN-EP*

N denotes an automotive qualified part.

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
16 TSSOP-EP	U16E+3	<u>21-0108</u>	<u>90-0120</u>
16 TQFN-EP	T1655+4	<u>21-0140</u>	90-0121

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

^{*}EP = Exposed pad.