3.5V–36V, 3.5A, Synchronous Buck Converter With 28µA Quiescent Current and Reduced EMI


General Description

The MAX17245 high-efficiency, synchronous step-down DC-DC converter with integrated MOSFETs operates over a 3.5V to 36V input voltage range with 42V input transient protection. The MAX17245 can operate in dropout condition by running at 98% duty cycle. This converter delivers up to 3.5A and generates fixed output voltages of 3.3V/5V, along with the ability to program the output voltage between 1V to 10V.

The MAX17245 uses a current-mode control architecture and can operate in the pulse-width modulation (PWM) or pulse-frequency modulation (PFM) control schemes. PWM operation provides constant frequency operation at all loads and is useful in applications sensitive to switching frequency. PFM operation disables negative inductor current and additionally skips pulses at light loads for high efficiency. Under light-load applications, the external sync pin FSYNC logic input allows the device to operate in either PFM mode for reduced current consumption or fixed-frequency PWM (forced-PWM) mode to eliminate frequency variation to minimize EMI. Fixed-frequency PWM mode is extremely useful for power supplies designed for RF transceivers where tight emission control is necessary.

This device is available in a compact 16-pin (5mm x 5mm) TQFN package with exposed pad and 16-pin TSSOP. -40° C to $+85^{\circ}$ C operation.

Typical Application Circuit



Benefits and Features

- Eliminates External Components and Reduces
 Total Cost
 - Integrated High-Side and Low-Side Switch Enables Synchronous Operation for High Efficiency and Reduced Cost
 - All-Ceramic Capacitor Solution Allows
 Ultra-Compact Solution Size
 - 220kHz to 2.2MHz Adjustable Frequency with External Synchronization
 - Power Good Output and High-Voltage EN Input Simplify Power Sequencing
- Increases Design Flexibility
 - 180° Out-of-Phase Clock Output at SYNCOUT Enables Cascaded Power Supplies for Increased Power Output
 - Fixed Output Voltage with ±2% Accuracy (5V/3.3V) or Externally Resistor Adjustable (1V to 10V)
- Reduces Power Dissipation
 - >90% Peak Efficiency
 - PWM and PFM Operation Optimizes Conversion Efficiency From Heavy to Light Loads
 - Automatic LX Slew-Rate Adjustment for Optimum Efficiency Across Operating Frequency Range
 - Low 5µA (typ.) Shutdown Current
 - Low 28µA (typ.) Quiescent Current
- Operates Reliably
 - 42V Input Voltage Transient Protection
 - Fixed 8ms Internal Software Start Reduces Input Inrush Current
 - Cycle-by-Cycle Current limit, Thermal Shutdown with Automatic Recovery
 - Reduced EMI Emission with Spread-Spectrum Control

Applications

- Distributed Supply Regulation
- Wall Transformer Regulation
- General-Purpose Point-of-Load

Ordering Information/Selector Guide appears at end of data sheet.



3.5V–36V, 3.5A, Synchronous Buck Converter With 28µA Quiescent Current and Reduced EMI

Absolute Maximum Ratings

SUP, SUPSW, EN to PGND	0.3V to +42V
LX (Note 1)	0.3V to +42V
SUP to SUPSW	0.3V to +0.3V
BIAS to AGND	0.3V to +6V
SYNCOUT, FOSC, COMP, FSYNC,	
PGOOD, FB to AGND	0.3V to (V _{BIAS} + 0.3V)
OUT to PGND	0.3V to +12V
BST to LX (Note 1)	0.3V to +6V
AGND to PGND	0.3V to + 0.3V
LX Continuous RMS Current	3.5A

Output Short-Circuit Duration	Continuous
Continuous Power Dissipation $(T_A = +70^{\circ}C)^*$	
TQFN (derate 28.6mW/°C above +70°C)	2285.7mW
TSSOP (derate 26.1mW/°C above +70°C)	2088.8mW
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C
*As per JEDEC51 standard (multilayer board).	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Thermal Characteristics (Note 2)

TQFN	
------	--

 TSSOP

- Note 1: Self-protected against transient voltages exceeding these limits for ≤ 50ns under normal operation and loads up to the maximum rated output current.
- Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

 $(V_{SUP} = V_{SUPSW} = 14V, V_{EN} = 14V, L1 = 2.2\mu$ H, $C_{IN} = 4.7\mu$ F, $C_{OUT} = 22\mu$ F, $C_{BIAS} = 1\mu$ F, $C_{BST} = 0.1\mu$ F, $R_{FOSC} = 12k\Omega$, $T_A = T_J = -40^{\circ}$ C to +85°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}$ C.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	V _{SUP} , V _{SUPSW}		3.5		36	V
Line Transient Event Supply Voltage	V _{SUP_t_LT}	t _{t_LT} < 1s			42	V
Supply Current		Standby mode, no load, V _{OUT} = 5V, V _{FSYNC} = 0V		28	40	
Supply Current	ISUP_STANDBY	Standby mode, no load, V _{OUT} = 3.3V, V _{FSYNC} = 0V		22	35	μA
Shutdown Supply Current	ISHDN	V _{EN} = 0V		5	10	μA
BIAS Regulator Voltage	V _{BIAS}	V _{SUP} = V _{SUPSW} = 6V to 42V, I _{BIAS} = 0 to 10mA	4.7	5	5.4	v
BIAS Undervoltage Lockout	V _{UVBIAS}	V _{BIAS} rising	2.95	3.15	3.40	V
BIAS Undervoltage Lockout Hysteresis				450	650	mV
Thermal Shutdown Threshold				+175		°C
Thermal Shutdown Threshold Hysteresis				15		°C

3.5V–36V, 3.5A, Synchronous Buck Converter With 28µA Quiescent Current and Reduced EMI

Electrical Characteristics (continued)

 $(V_{SUP} = V_{SUPSW} = 14V, V_{EN} = 14V, L1 = 2.2\mu\text{H}, C_{IN} = 4.7\mu\text{F}, C_{OUT} = 22\mu\text{F}, C_{BIAS} = 1\mu\text{F}, C_{BST} = 0.1\mu\text{F}, R_{FOSC} = 12k\Omega, T_A = T_J = -40^{\circ}\text{C}$ to +85°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}\text{C}$.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
OUTPUT VOLTAGE (OUT)						
DW/M Mada Output Valtage	V _{OUT_5V}	V _{FB} = V _{BIAS,} 6V < V _{SUPSW} < 36V,	4.9	5	5.1	V
PWM Mode Output Voltage	V _{OUT_3.3V}	fixed-frequency mode (Notes 4, 5)	3.234	3.3	3.366	V
DEM Made Output Maltage	VOUT_PFM_5V	No load, V _{FB} = V _{BIAS} , PFM mode	4.9	5	5.15	V
PFM Mode Output Voltage	VOUT_PFM_3.3V	(Note 6)	3.234	3.3	3.4	
Load Regulation		V _{FB} = V _{BIAS} , 300mA < I _{LOAD} < 3.5A		0.5		%
Line Regulation		V _{FB} = V _{BIAS} , 6V < V _{SUPSW} < 36V (Note 5)		0.02		%/V
	IBST_ON	High-side MOSFET on, V_{BST} - V_{LX} = 5V	1	1.5	2	mA
BST Input Current	IBST_OFF	High-side MOSFET off, $V_{BST} - V_{LX} = 5V$, T _A = +25°C			5	μA
LX Current Limit	I _{LX}	Peak inductor current	4.2	5.2	6.2	А
LX Rise Time		$R_{FOSC} = 12k\Omega$		4		ns
PFM Mode Current Threshold	I _{PFM_TH}	T _A = +25°C	200	400	500	mA
Spread Spectrum		Spread spectrum enabled	f _{OSC} ±6%		, 0	
High-Side Switch On-Resistance	R _{ON_H}	R_{ON_H} I _{LX} = 1A, V _{BIAS} = 5V		100	220	mΩ
High-Side Switch Leakage Current		High-side MOSFET off, V_{SUP} = 36V, V_{LX} = 0V, T_A = +25°C		1	3	μA
Low-Side Switch On-Resistance	R _{ON_L}	I _{LX} = 0.2A, V _{BIAS} = 5V		1.5	3	Ω
Low-Side Switch Leakage Current		V _{LX} = 36V, T _A = +25°C			1	μA
TRANSCONDUCTANCE AMPI	IFIER (COMP)	1				
FB Input Current	I _{FB}			20	100	nA
FB Regulation Voltage	V _{FB}	FB connected to an external resistor divider, 6V < V _{SUPSW} < 36V (Note 7)	0.99	1.0	1.015	V
FB Line Regulation	ΔV _{LINE}	6V < V _{SUPSW} < 36V		0.02		%/V
Transconductance (from FB to COMP)	9m	V _{FB} = 1V, V _{BIAS} = 5V		700		μS
Minimum On-Time	t _{ON_MIN}	(Note 5)		80		ns
Maximum Duty Cycle	DC _{MAX}			98		%
OSCILLATOR FREQUENCY	•	·				
Oscillator Fraguenay		R _{FOSC} = 73.2kΩ	340	400	460	kHz
Oscillator Frequency		$R_{FOSC} = 12k\Omega$	2.0	2.2	2.4	MHz

3.5V–36V, 3.5A, Synchronous Buck Converter With 28µA Quiescent Current and Reduced EMI

Electrical Characteristics (continued)

 $(V_{SUP} = V_{SUPSW} = 14V, V_{EN} = 14V, L1 = 2.2\mu\text{H}, C_{IN} = 4.7\mu\text{F}, C_{OUT} = 22\mu\text{F}, C_{BIAS} = 1\mu\text{F}, C_{BST} = 0.1\mu\text{F}, R_{FOSC} = 12k\Omega, T_A = T_J = -40^\circ\text{C}$ to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
EXTERNAL CLOCK INPUT (F	SYNC)	•	I				
External Input Clock Acquisition time	^t FSYNC			1		Cycles	
External Input Clock Frequency		$R_{FOSC} = 12k\Omega$ (Note 8)	1.8		2.6	MHz	
External Input Clock High Threshold	V _{FSYNC_} HI	V _{FSYNC} rising	1.4			V	
External Input Clock Low Threshold	V _{FSYNC_LO}	V _{FSYNC} falling			0.4	v	
Soft-Start Time	t _{SS}		5.6	8	12	ms	
ENABLE INPUT (EN)							
Enable Input High Threshold	V _{EN_HI}		2.4			V	
Enable Input Low Threshold	V _{EN_LO}				0.6		
Enable Threshold Voltage Hysteresis	V _{EN_HYS}			0.2		v	
Enable Input Current	I _{EN}	T _A = +25°C		0.1	1	μA	
POWER GOOD (PGOOD)							
PGOOD Switching Level	V _{TH_RISING}	V_{FB} rising, $V_{\overline{PGOOD}}$ = high	93	95	97	0()(
PGOOD Switching Level	VTH_FALLING	V _{FB} falling, V _{PGOOD} = low	90	92	94	%V _{FB}	
PGOOD Debounce Time			10	25	50	μs	
PGOOD Output Low Voltage		I _{SINK} = 5mA			0.4	V	
PGOOD Leakage Current		V_{OUT} in regulation, $T_A = +25^{\circ}C$			1	μA	
SYNCOUT Low Voltage		I _{SINK} = 5mA			0.4	V	
SYNCOUT Leakage Current		T _A = +25°C			1	μA	
FSYNC Leakage Current		T _A = +25°C			1	μA	
OVERVOLTAGE PROTECTIO	N						
Overvoltage Protection		V_{OUT} rising (monitored at FB pin)		105		0/	
Threshold		V _{OUT} falling (monitored at FB pin)	102			- %	

Note 3: Limits are 100% production tested at $T_A = +25^{\circ}$ C. Limits over the operating temperature range are guaranteed by design. **Note 4:** Device not in dropout condition.

Note 5: Filter circuit required, see the Typical Application Circuit.

Note 6: Guaranteed by design; not production tested.


Note 7: FB regulation voltage is 1%, 1.01V (max), for -40° C < T_A < +105°C.


Note 8: Contact the factory for SYNC frequency outside the specified range.

3.5V–36V, 3.5A, Synchronous Buck Converter With 28µA Quiescent Current and Reduced EMI


Typical Operating Characteristics

 $(V_{SUP} = V_{SUPSW} = 14V, V_{EN} = 14V, V_{OUT} = 5V, V_{FYSNC} = 0V, R_{FOSC} = 12k\Omega, T_A = +25^{\circ}C$, unless otherwise noted.)







Vout LOAD REGULATION




Vout LOAD REGULATION




fsw vs. LOAD CURRENT toc05 2.30 2.28 V_{IN} = 14V, PWM MODE 2.26 2.24 $V_{OUT} = 5V$ 2.22 ¥ ₩.2.20 <u></u>€2.18 2.16 V_{OUT} = 3.3V 2.14 2.12 2.10 0.0 0.5 1.0 1.5 2.5 3.0 2.0 35 I_{LOAD} (A)






SWITCHING FREQUENCY vs. RFOSC




SUPPLY CURRENT vs. SUPPLY VOLTAGE




3.5V–36V, 3.5A, Synchronous Buck Converter With 28µA Quiescent Current and Reduced EMI


Typical Operating Characteristics (continued)


 $(V_{SUP} = V_{SUPSW} = 14V, V_{EN} = 14V, V_{OUT} = 5V, V_{FYSNC} = 0V, R_{FOSC} = 12k\Omega, T_A = +25^{\circ}C$, unless otherwise noted.)






FULL-LOAD STARTUP BEHAVIOR






VOUT VS. VIN




SLOW VIN RAMP BEHAVIOR





3.5V–36V, 3.5A, Synchronous Buck Converter With 28µA Quiescent Current and Reduced EMI


Typical Operating Characteristics (continued)


 $(V_{SUP} = V_{SUPSW} = 14V, V_{EN} = 14V, V_{OUT} = 5V, V_{FYSNC} = 0V, R_{FOSC} = 12k\Omega, T_A = +25^{\circ}C, unless otherwise noted.)$
















LOAD TRANSIENT (PWM MODE)



3.5V–36V, 3.5A, Synchronous Buck Converter With 28µA Quiescent Current and Reduced EMI

Pin Configurations



Pin Descriptions

PIN			FUNCTION
TQFN	TSSOP	NAME	FUNCTION
16	1	SYNCOUT	Open-Drain Clock Output. SYNCOUT outputs 180° out-of-phase signal relative to the internal oscillator. Connect to OUT with a resistor between 100 Ω and 1k Ω for 2MHz operation. For low frequency operation, use a resistor between 1k Ω and 10k Ω .
1	2	FSYNC	Synchronization Input. The device synchronizes to an external signal applied to FSYNC. Connect FSYNC to AGND to enable PFM mode operation. Connect to BIAS or an external clock to enable fixed-frequency forced PWM mode operation.
2	3	F _{OSC}	Resistor-Programmable Switching Frequency Setting Control Input. Connect a resistor from F_{OSC} to AGND to set the switching frequency.
3	4	OUT	Switching Regulator Output. OUT also provides power to the internal circuitry when the output voltage of the converter is set between 3V to 5V during standby mode.
4	5	FB	Feedback Input. Connect an external resistive divider from OUT to FB and AGND to set the output voltage. Connect to BIAS to set the output voltage to 5V.
5	6	COMP	Error Amplifier Output. Connect an RC network from COMP to AGND for stable operation. See the <i>Compensation Network</i> section for more information.
6	7	BIAS	Linear Regulator Output. BIAS powers up the internal circuitry. Bypass with a $1\mu F$ capacitor to ground.
7	8	AGND	Analog Ground
8	9	BST	High-Side Driver Supply. Connect a $0.1 \mu F$ capacitor between LX and BST for proper operation.

3.5V–36V, 3.5A, Synchronous Buck Converter With 28µA Quiescent Current and Reduced EMI

PIN		NAME	FUNCTION	
TQFN	TSSOP		FUNCTION	
9	10	EN	SUP Voltage Compatible Enable Input. Drive EN low to PGND to disable the device. Drive EN high to enable the device.	
10	11	SUP	Voltage Supply Input. SUP powers up the internal linear regulator. Bypass SUP to PGND with a 4.7μ F ceramic capacitor. It is recommended to add a placeholder for an RC filter to reduce noise on the internal logic supply (see the <i>Typical Application Circuit</i>).	
11	12	SUPSW	Internal High-Side Switch Supply Input. SUPSW provides power to the internal switch. Bypass SUPSW to PGND with 0.1μ F and 4.7μ F ceramic capacitors.	
12, 13	13, 14	LX	Inductor Switching Node. Connect a Schottky diode between LX and PGND.	
14	15	PGND	Power Ground	
15	16	PGOOD	Open-Drain, Active-Low Power-Good Output. \overline{PGOOD} asserts when V _{OUT} is above 95% regulation point. \overline{PGOOD} goes low when V _{OUT} is below 92% regulation point.	
_	_	EP	Exposed Pad. Connect EP to a large-area contiguous copper ground plane for effective power dissipation. Do not use as the only IC ground connection. EP must be connected to PGND.	

Pin Descriptions (continued)

Detailed Description

The MAX17245 is a 3.5A current-mode, step-down converter with integrated high-side and low-side MOSFETs designed to operate with an external Schottky diode for better efficiency. The low-side MOSFET enables fixed-frequency forced-PWM (FPWM) operation under light-load applications. The device operates with input voltages from 3.5V to 36V, while using only 28µA quiescent current at no load. The switching frequency is resistor programmable from 220kHz to 2.2MHz and can be synchronized to an external clock. The output voltage is available as 3.3V/5V fixed or adjustable from 1V to 10V. The wide input voltage range, along with its ability to operate at 98% duty cycle during undervoltage transients, make this device ideal for many applications.

Under light-load applications, the FSYNC logic input allows the device to either operate in PFM mode for reduced current consumption or fixed-frequency PWM mode to eliminate frequency variation to minimize EMI. Fixed-frequency PWM mode is extremely useful for power supplies designed for RF transceivers where tight emission control is necessary. Protection features include cycle-bycycle current limit, overvoltage protection, and thermal shutdown with automatic recovery. Additional features include a power-good monitor to ease power-supply sequencing and a 180° out-of-phase clock output relative to the internal oscillator at SYNCOUT to create cascaded power supplies with multiple devices.

Wide Input Voltage Range

The device includes two separate supply inputs (SUP and SUPSW) specified for a wide 3.5V to 36V input voltage range. V_{SUP} provides power to the device and V_{SUPSW} provides power to the internal switch. When the device is operating with a 3.5V input supply, conditions such as cold crank can cause the voltage at SUP and SUPSW to drop below the programmed output voltage. Under such conditions, the device operate in a high duty-cycle mode to facilitate minimum dropout from input to output.

In applications where the input voltage exceeds 25V, output is \leq 5V, operating frequency is \geq 1.8MHz and the IC is selected to be in PWM mode by either forcing the FSYNC pin high, or using an external clock, pulse skipping is observed on the LX pin. This happens due to insufficient minimum on time. Add optional R_{SNUB} = 1 Ω and C_{SNUB} = 220pF to reduce ringing on the LX pin (see the <u>Typical</u> Application Circuit).

Linear Regulator Output (BIAS)

The MAX17245 includes a 5V linear regulator (BIAS) that provides power to the internal circuit blocks. Connect a 1μ F ceramic capacitor from BIAS to AGND.

3.5V–36V, 3.5A, Synchronous Buck Converter With 28µA Quiescent Current and Reduced EMI




Figure 1. Internal Block Diagram

Power-Good Output (PGOOD)

This device features an open-drain power-good output, \overrightarrow{PGOOD} . \overrightarrow{PGOOD} asserts when V_{OUT} rises above 95% of its regulation voltage. \overrightarrow{PGOOD} deasserts when V_{OUT} drops below 92% of its regulation voltage. Connect \overrightarrow{PGOOD} to BIAS with a 10k Ω resistor.

Overvoltage Protection (OVP)

If the output voltage reaches the OVP threshold, the highside switch is forced off and the low-side switch is forced on until negative-current limit is reached. After negativecurrent limit is reached, both the high-side and low-side switches are turned off. The MAX17245 offers a lower voltage threshold for applications requiring tighter limits of protection.

3.5V–36V, 3.5A, Synchronous Buck Converter With 28µA Quiescent Current and Reduced EMI

Synchronization Input (FSYNC)

FSYNC is a logic-level input useful for operating mode selection and frequency control. Connecting FSYNC to BIAS or to an external clock enables fixed-frequency PWM operation. Connecting FSYNC to AGND enables PFM mode operation.

The external clock frequency at FSYNC can be higher or lower than the internal clock by 20%. Ensure the duty cycle of the external clock used has a minimum pulse width of 100ns. The device synchronizes to the external clock within one cycle. When the external clock signal at FSYNC is absent for more than two clock cycles, the device reverts back to the internal clock.

System Enable (EN)

An enable control input (EN) activates the device from its low-power shutdown mode. EN is compatible with inputs from automotive battery level down to 3.5V. The high voltage compatibility allows EN to be connected to SUP, KEY/KL30, or the inhibit pin (INH) of a CAN transceiver.

EN turns on the internal regulator. Once V_{BIAS} is above the internal lockout threshold, V_{UVL} = 3.15V (typ), the controller activates and the output voltage ramps up within 8ms.

A logic-low to PGND at EN shuts down the device. During shutdown, the internal linear regulator and gate drivers turn off. Shutdown is the lowest power state and reduces the quiescent current to $5\mu A$ (typ). Drive EN high to bring the device out of shutdown.

Spread-Spectrum Option

The device has an internal spread-spectrum option to optimize EMI performance. This is factory set and the S-version of the device should be ordered. For spread-spectrum-enabled devices, the operating frequency is varied $\pm 6\%$ centered on the oscillator frequency (f_{OSC}). The modulation signal is a triangular wave with a period of 110µs at 2.2MHz. Therefore, F_{OSC} will ramp down 6% and back to 2.2MHz in 110µs and also ramp up 6% and back to 2.2MHz in 110µs. The cycle repeats.

For operations at F_{OSC} values other than 2.2MHz, the modulation signal scales proportionally (e.g., at 400kHz, the 110µs modulation period increases to 110µs x 2.2MHz/400kHz = 605µs).

The internal spread spectrum is disabled if the device is synced to an external clock. However, the device does not filter the input clock and passes any modulation (including spread-spectrum) present on the driving external clock to the SYNCOUT pin.

Automatic Slew-Rate Control on LX

The device has automatic slew-rate adjustment that optimizes the rise times on the internal HSFET gate drive to minimize EMI. The device detects the internal clock frequency and adjusts the slew rate accordingly. When the user selects the external frequency setting resistor R_{FOSC} such that the frequency is > 1.1MHz, the HSFET is turned on in 4ns (typ). When the frequency is < 1.1MHz the HSFET is turned on in 8ns (typ). This slew-rate control optimizes the rise time on LX node externally to minimize EMI while maintaining good efficiency.

Internal Oscillator (FOSC)

The switching frequency (f_{SW}) is set by a resistor (R_{FOSC}) connected from F_{OSC} to AGND. See *Figure 3* to select the correct R_{FOSC} value for the desired switching frequency. For example, a 400kHz switching frequency is set with R_{FOSC} = 73.2k Ω . Higher frequencies allow designs with lower inductor values and less output capacitance. Consequently, peak currents and I²R losses are lower at higher switching frequencies, but core losses, gate charge currents, and switching losses increase.

Synchronizing Output (SYNCOUT)

SYNCOUT is an open-drain output that outputs a 180° out-of-phase signal relative to the internal oscillator.

Overtemperature Protection

Thermal-overload protection limits the total power dissipation in the device. When the junction temperature exceeds 175° C (typ), an internal thermal sensor shuts down the internal bias regulator and the step-down controller, allowing the device to cool. The thermal sensor turns on the device again after the junction temperature cools by 15° C.

3.5V–36V, 3.5A, Synchronous Buck Converter With 28µA Quiescent Current and Reduced EMI

Applications Information

Setting the Output Voltage

Connect FB to BIAS for a fixed 5V output voltage. To set the output to other voltages between 1V and 10V, connect a resistive divider from output (OUT) to FB to AGND (*Figure 2*). Use the following formula to determine the R_{FB2} of the resistive divider network:

R_{FB2} = R_{TOTAL} x V_{FB}/V_{OUT}

where $V_{FB} = 1V$, $R_{TOTAL} =$ selected total resistance of R_{FB1} , R_{FB2} in ω , and V_{OUT} is the desired output in volts. Calculate R_{FB1} (OUT to FB resistor) with the following equation:

$$R_{FB1} = R_{FB2} \left[\left(\frac{V_{OUT}}{V_{FB}} \right) - 1 \right]$$

where $V_{FB} = 1V$ (see the *Electrical Characteristics* table).

PWM/PFM Modes

This device offers a pin-selectable PFM mode or fixed-frequency PWM mode option. They have an internal LS MOSFET that turns on when the FSYNC pin is connected to V_{BIAS} or if there is a clock present on the FSYNC pin. This enables the fixed-frequency-forced PWM mode operation over the entire load range. This option allows the user to maintain fixed frequency over the entire load range in applications that require tight control on EMI. Even though the device has an internal LS MOSFET for fixed-frequency operation, an external Schottky diode is still required to support the entire load range. If the FSYNC pin is connected to AGND, the PFM mode is enabled on the device.




Figure 2. Adjustable Output-Voltage Setting

In PFM mode of operation, the converter's switching frequency is load dependent. At higher load current, the switching frequency does not change and the operating mode is similar to the PWM mode. PFM mode helps improve efficiency in light-load applications by allowing the converters to turn on the high-side switch only when the output voltage falls below a set threshold. As such, the converters do not switch MOSFETs on and off as often as is the case in the PWM mode. Consequently, the gate charge and switching losses are much lower in PFM mode. Refer to the Rectifier Selection section for PFM mode.

Inductor Selection

Three key inductor parameters must be specified for operation with the device: inductance value (L), inductor saturation current (I_{SAT}), and DC resistance (R_{DCR}). To select inductance value, the ratio of inductor peak-to-peak AC current to DC average current (LIR) must be selected first. A good compromise between size and loss is a 30% peak-to-peak ripple current to average current ratio (LIR = 0.3). The switching frequency, input voltage, output voltage, and selected LIR then determine the inductor value as follows:

$$L = \frac{V_{OUT} (V_{SUP} - V_{OUT})}{V_{SUP} f_{SW} I_{OUT} LIR}$$

where V_{SUP} , V_{OUT} , and I_{OUT} are typical values (so that efficiency is optimum for typical conditions). The switching frequency is set by R_{FOSC} (see *Figure 3*).




Figure 3. Switching Frequency vs. RFOSC

3.5V–36V, 3.5A, Synchronous Buck Converter With 28µA Quiescent Current and Reduced EMI

Input Capacitor

The input filter capacitor reduces peak currents drawn from the power source and reduces noise and voltage ripple on the input caused by the circuit's switching.

The input capacitor RMS current requirement (I_{RMS}) is defined by the following equation:

$$I_{RMS} = I_{LOAD(MAX)} \frac{\sqrt{V_{OUT}(V_{SUP} - V_{OUT})}}{V_{SUP}}$$

 I_{RMS} has a maximum value when the input voltage equals twice the output voltage (V_{SUP} = 2V_{OUT}), so $I_{RMS(MAX)}$ = $I_{LOAD(MAX)}/2$.

Choose an input capacitor that exhibits less than +10°C self-heating temperature rise at the RMS input current for optimal long-term reliability.

The input voltage ripple is composed of ΔV_Q (caused by the capacitor discharge) and ΔV_{ESR} (caused by the ESR of the capacitor). Use low-ESR ceramic capacitors with high ripple current capability at the input. Assume the contribution from the ESR and capacitor discharge equal to 50%. Calculate the input capacitance and ESR required for a specified input voltage ripple using the following equations:

$$\text{ESR}_{\text{IN}} = \frac{\Delta V_{\text{ESR}}}{I_{\text{OUT}} + \frac{\Delta I_{\text{L}}}{2}}$$

where:

$$\Delta I_{L} = \frac{(V_{SUP} - V_{OUT}) \times V_{OUT}}{V_{SUP} \times f_{SW} \times L}$$

and:

$$C_{IN} = \frac{I_{OUT} \times D(1-D)}{\Delta V_Q \times f_{SW}} \text{ and } D = \frac{V_{OUT}}{V_{SUPSW}}$$

where I_{OUT} is the maximum output current and D is the duty cycle.

Output Capacitor

The output filter capacitor must have low enough ESR to meet output ripple and load transient requirements. The output capacitance must be high enough to absorb the inductor energy while transitioning from full-load to no-load conditions without tripping the overvoltage fault protection. When using high-capacitance, low-ESR capacitors, the filter capacitor's ESR dominates the output voltage ripple. So the size of the output capacitor depends on the maximum ESR required to meet the output voltage ripple (V_{RIPPLE(P-P)}) specifications:

$$V_{RIPPLE(P-P)} = ESR \times I_{LOAD(MAX)} \times LIR$$

The actual capacitance value required relates to the physical size needed to achieve low ESR, as well as to the chemistry of the capacitor technology. Thus, the capacitor is usually selected by ESR and voltage rating rather than by capacitance value.

When using low-capacity filter capacitors, such as ceramic capacitors, size is usually determined by the capacity needed to prevent voltage droop and voltage rise from causing problems during load transients. Generally, once enough capacitance is added to meet the overshoot requirement, undershoot at the rising load edge is no longer a problem. However, low capacity filter capacitors typically have high ESR zeros that can affect the overall stability.

Rectifier Selection

The device requires an external Schottky diode rectifier as a freewheeling diode when they are configured for PFM-mode operation. Connect this rectifier close to the device, using short leads and short PCB traces. In PWM mode, the Schottky diode helps minimize efficiency losses by diverting the inductor current that would otherwise flow through the low-side MOSFET. Choose a rectifier with a voltage rating greater than the maximum expected input voltage, V_{SUPSW}. Use a low forwardvoltage-drop Schottky rectifier to limit the negative voltage at LX. Avoid higher than necessary reverse-voltage Schottky rectifiers that have higher forward-voltage drops.

3.5V–36V, 3.5A, Synchronous Buck Converter With 28µA Quiescent Current and Reduced EMI

Compensation Network


The device uses an internal transconductance error amplifier with its inverting input and its output available to the user for external frequency compensation. The output capacitor and compensation network determine the loop stability. The inductor and the output capacitor are chosen based on performance, size, and cost. Additionally, the compensation network optimizes the control-loop stability.

The controller uses a current-mode control scheme that regulates the output voltage by forcing the required current through the external inductor. The device uses the voltage drop across the high-side MOSFET to sense inductor current. Current-mode control eliminates the double pole in the feedback loop caused by the inductor and output capacitor, resulting in a smaller phase shift and requiring less elaborate error-amplifier compensation than voltage-mode control. Only a simple single-series resistor (R_C) and capacitor (C_C) are required to have a stable, high-bandwidth loop in applications where ceramic capacitors are used for output filtering (Figure 4). For other types of capacitors, due to the higher capacitance and ESR, the frequency of the zero created by the capacitance and ESR is lower than the desired closed-loop crossover frequency. To stabilize a nonceramic output capacitor loop, add another compensation capacitor (C_F) from COMP to AGND to cancel this ESR zero.

The basic regulator loop is modeled as a power modulator, output feedback divider, and an error amplifier. The power modulator has a DC gain set by $g_m \times R_{LOAD}$, with a pole and zero pair set by R_{LOAD} , the output capacitor (C_{OUT}), and its ESR. The following equations allow to approximate the value for the gain of the power modulator (GAIN_{MOD(dc)}), neglecting the effect of the ramp stabilization. Ramp stabilization is necessary when the duty cycle is above 50% and is internally done for the device.

Qm

COME



where $R_{LOAD} = V_{OUT}/I_{LOUT(MAX)}$ in Ω and $g_m = 3S$. In a current-mode step-down converter, the output capacitor, its ESR, and the load resistance introduce a pole at the following frequency:

$$f_{pMOD} = \frac{1}{2\pi \times C_{OUT} \times R_{LOAD}}$$

The output capacitor and its ESR also introduce a zero at:

$$f_{zMOD} = \frac{1}{2\pi \times ESR \times C_{OUT}}$$

When C_{OUT} is composed of "n" identical capacitors in parallel, the resulting $C_{OUT} = n \times C_{OUT(EACH)}$, and ESR = ESR_(EACH)/n. Note that the capacitor zero for a parallel combination of alike capacitors is the same as for an individual capacitor.

The feedback voltage-divider has a gain of GAIN_{FB} = V_{FB}/V_{OUT} , where V_{FB} is 1V (typ). The transconductance error amplifier has a DC gain of GAIN_{EA(dc)} = $g_{m,EA} \times R_{OUT,EA}$, where $g_{m,EA}$ is the error amplifier transconductance, which is 700µS (typ), and $R_{OUT,EA}$ is the output resistance of the error amplifier 50M Ω .

A dominant pole (f_{dpEA}) is set by the compensation capacitor (C_C) and the amplifier output resistance ($R_{OUT,EA}$). A zero (f_{zEA}) is set by the compensation resistor (R_C) and the compensation capacitor (C_C). There is an optional pole (f_{pEA}) set by C_F and R_C to cancel the output capacitor ESR zero if it occurs near the crossover frequency (f_C), where the loop gain equals 1 (0dB)). Thus:

$$f_{dpEA} = \frac{1}{2\pi \times C_C \times (R_{OUT,EA} + R_C)}$$
$$f_{zEA} = \frac{1}{2\pi \times C_C \times R_C}$$
$$f_{pEA} = \frac{1}{2\pi \times C_C \times R_C}$$

The loop-gain crossover frequency (f_C) should be set below 1/5th of the switching frequency and much higher than the power-modulator pole (f_{DMOD}):

$$f_{pMOD} \ll f_C \le \frac{f_{SW}}{5}$$

Figure 4. Compensation Network

Vrfi

VOUT

3.5V–36V, 3.5A, Synchronous Buck Converter With 28µA Quiescent Current and Reduced EMI

The total loop gain as the product of the modulator gain, the feedback voltage-divider gain, and the error amplifier gain at f_C should be equal to 1. So:

$$GAIN_{MOD(f_{C})} \times \frac{V_{FB}}{V_{OUT}} \times GAIN_{EA(f_{C})} = 1$$

$$GAIN_{EA(fC)} = g_{m, EA} \times R_{C}$$

$$GAIN_{MOD(fC)} = GAIN_{MOD(dc)} \times \frac{f_{pMOD}}{f_{C}}$$

Therefore:

$$GAIN_{MOD(fC)} \times \frac{V_{FB}}{V_{OUT}} \times g_{m,EA} \times R_{C} = 1$$

Solving for R_C:

$$R_{C} = \frac{V_{OUT}}{g_{m,EA} \times V_{FB} \times GAIN_{MOD(fC)}}$$

Set the error-amplifier compensation zero formed by R_C and C_C (f_{ZEA}) at the f_{pMOD} . Calculate the value of C_C a follows:

$$C_{C} = \frac{1}{2\pi \times f_{pMOD} \times R_{C}}$$

If f_{zMOD} is less than 5 x f_C , add a second capacitor, C_F , from COMP to GND and set the compensation pole formed by R_C and C_F (f_{pEA}) at the f_{zMOD} . Calculate the value of C_F as follows:

$$C_{F} = \frac{1}{2\pi \times f_{zMOD} \times R_{C}}$$

As the load current decreases, the modulator pole also decreases; however, the modulator gain increases accordingly and the crossover frequency remains the same.

PCB Layout Guidelines

Careful PCB layout is critical to achieve low switching losses and clean, stable operation. Use a multilayer board whenever possible for better noise immunity and power dissipation. Follow these guidelines for good PCB layout:

- Use a large contiguous copper plane under the IC package. Ensure that all heat-dissipating components have adequate cooling. The bottom pad of the IC must be soldered down to this copper plane for effective heat dissipation and for getting the full power out of the IC. Use multiple vias or a single large via in this plane for heat dissipation.
- Isolate the power components and high current path from the sensitive analog circuitry. Doing so is essential to prevent any noise coupling into the analog signals.
- 3) Keep the high-current paths short, especially at the PGND ground terminals. This practice is essential for stable, jitter-free operation. The high-current path composed of the input capacitor, high-side FET, inductor, and the output capacitor should be as short as possible.
- Keep the power traces and load connections short. This practice is essential for high efficiency. Use thick copper PCBs (2oz vs. 1oz) to enhance full-load efficiency.
- 5) The analog signal lines should be routed away from the high-frequency planes. Doing so ensures integrity of sensitive signals feeding back into the IC.
- 6) The ground connection for the analog (AGND) and power (PGND) section should be close to the IC. This keeps the ground current loops to a minimum. In cases where only one ground is used, enough isolation between analog return signals and high power signals must be maintained.

3.5V–36V, 3.5A, Synchronous Buck Converter With 28µA Quiescent Current and Reduced EMI

Ordering Information/Selector Guide

	V _{OUT}					
PART	ADJUSTABLE (FB CONNECTED TO RESISTIVE DIVIDER) (V)	FIXED (FB CONNECTED TO BIAS) (V)	SPREAD SPECTRUM	TEMP RANGE	PIN-PACKAGE	
MAX17245ETERA+	1 to 10	5	Off	-40°C to +85°C	16 TQFN-EP*	
MAX17245ETERB+	1 to 10	3.3	Off	-40°C to +85°C	16 TQFN-EP*	
MAX17245ETESA+	1 to 10	5	On	-40°C to +85°C	16 TQFN-EP*	
MAX17245ETESB+	1 to 10	3.3	On	-40°C to +85°C	16 TQFN-EP*	

+Denotes a lead(Pb)-free/RoHS-compliant package. *EP = Exposed pad.

Chip Information

PROCESS: BICMOS

Package Information

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
16 TQFN-EP	T1655+4	21-0140	90-0121
16 TSSOP-EP	U16E+3	<u>21-0108</u>	<u>90-0120</u>