

MAX17561/MAX17562/ MAX17563

Adjustable Overvoltage and Overcurrent Protectors with High Accuracy

General Description

The MAX17561/MAX17562/MAX17563 adjustable overvoltage and overcurrent-protection devices are ideal to protect systems against positive and negative input voltage faults up to $\pm 40\text{V}$ and feature low $100\text{m}\Omega$ (typ) R_{ON} FETs.

The adjustable overvoltage protection range is between 6V and 36V, while the adjustable undervoltage protection range is between 4.5V and 24V. The overvoltage-lockout (OVLO) and undervoltage-lockout (UVLO) thresholds are set using optional external resistors. The factory-preset internal OVLO threshold is 33V (typ) and the preset internal UVLO threshold is 19.2V (typ).

The ICs also feature programmable current-limit protection up to 4.2A. Once current reaches the threshold, the MAX17561 turns off after the 20.7ms (typ) blanking time and stays off during the retry period. The MAX17562 latches off after the blanking time, and the MAX17563 limits the current continuously. In addition, these devices feature reverse current and thermal-shutdown protection.

The ICs are available in a small 14-pin TSSOP (5mm x 6.5mm) package and are specified over the extended -40°C to $+125^{\circ}\text{C}$ temperature range.

Benefits and Features


- **Industrial Power Protection Increases Robustness**
 - Wide Input Supply Range: $+4.5\text{V}$ to $+36\text{V}$
 - Negative Input Tolerance to -36V
 - Low R_{ON} $100\text{m}\Omega$ (typ)
 - Reverse Current Flow Control Input
 - Thermal Overload Protection
 - Extended -40°C to $+125^{\circ}\text{C}$ Temperature Range
- **Flexible Design Options Eases Designs**
 - Adjustable OVLO and UVLO Thresholds
 - Programmable Forward-Current Limit: 0.7A to 4.2A with $\pm 15\%$ Accuracy
 - Dual Enable Inputs: EN and High Voltage $\overline{\text{HVEN}}$
- **Saves Space**
 - 14-Pin, 5mm x 6.5mm, TSSOP Package

Applications

- Industrial Equipment
- Consumer Electronics
- Marine Equipment
- Battery-Powered Applications

Ordering Information appears at end of data sheet.

Typical Operating Circuit



Absolute Maximum Ratings

(All voltages referenced to GND.)

| | |
|---|--|
| IN, $\overline{\text{HVEN}}$ | -40V to +40V |
| IN to OUT | -40V to +40V |
| OUT | -0.3V to +40V |
| OVLO, UVLO, $\overline{\text{FLAG}}$, EN, $\overline{\text{RIEN}}$ | -0.3V to +6.0V |
| Current into IN (DC Operating) (Note 1) | 4.2A |
| SETI | -0.3V to Min (V_{IN} , 1.22V) + 0.3V |

Continuous Power Dissipation ($T_A = +70^\circ\text{C}$)

| | |
|--|---|
| TSSOP (derate 25.6mW/ $^\circ\text{C}$ above $+70^\circ\text{C}$) | 2051.3mW |
| Operating Temperature Range (Note 2) | -40°C to $+125^\circ\text{C}$ |
| Junction Temperature | $+150^\circ\text{C}$ |
| Storage Temperature Range | -65°C to $+150^\circ\text{C}$ |
| Lead Temperature (soldering, 10s) | $+300^\circ\text{C}$ |
| Soldering Temperature (reflow) | $+260^\circ\text{C}$ |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 1: DC current is also limited by the thermal design of the system.

Note 2: Junction temperature greater than $+125^\circ\text{C}$ degrades operating lifetimes.

Package Information

| | |
|--|-------------------------|
| PACKAGE TYPE: 14 TSSOP | |
| Package Code | U14E+3 |
| Outline Number | 21-0108 |
| Land Pattern Number | 90-0119 |
| THERMAL RESISTANCE, FOUR-LAYER BOARD | |
| Junction to Ambient (θ_{JA}) | $+39^\circ\text{C/W}$ |
| Junction to Case (θ_{JC}) | $+3^\circ\text{C/W}$ |

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

($V_{IN} = 4.5V$ to $36V$, $T_A = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at $V_{IN} = 24V$, $R_{SET1} = 12k\Omega$, $T_A = +25^{\circ}C$.) (Note 3)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|--|------------------|--|-------|-------|-------|-----------|
| IN Voltage Range | V_{IN} | | 4.5 | | 36 | V |
| Shutdown Input Current | I_{SHDN} | $V_{EN} = 0V$, $V_{\overline{HVEN}} = 5V$, $T_A = 25^{\circ}C$ | | 9 | | μA |
| Shutdown Output Current | I_{OFF} | $V_{OUT} = 0V$ | | | 4 | μA |
| Reverse Input Current | I_{IN_RVS} | $V_{IN} = -40V$, $V_{OUT} = V_{GND} = 0V$ | -10 | | | μA |
| Supply Current | I_{IN} | $V_{IN} = 15V$, $R_{SET1} = 12k\Omega$ | | 490 | 700 | μA |
| Internal Overvoltage Trip Level | V_{OVLO} | V_{IN} rising | 32 | 33 | 34 | V |
| | | V_{IN} falling | | 32 | | |
| Internal Undervoltage Trip Level | V_{UVLO} | V_{IN} falling | 17.5 | 18.5 | 19.5 | V |
| | | V_{IN} rising | 18.2 | 19.2 | 20.2 | |
| Overvoltage-Lockout Hysteresis | | % of typical OVLO | | 3 | | % |
| External OVLO Adjustment Range | | (Note 4) | 6 | | 36 | V |
| External OVLO Select Voltage | $V_{OVLOSEL}$ | | 0.3 | | 0.50 | V |
| External OVLO Leakage Current | I_{OVLO_LEAK} | $V_{OVLO} < 1.2V$ | -100 | | +100 | nA |
| External UVLO Adjustment Range | | (Note 4) | 4.5 | | 24 | V |
| External UVLO Select Voltage | $V_{UVLOSEL}$ | | 0.3 | | 0.50 | V |
| External UVLO Leakage Current | I_{UVLO_LEAK} | $V_{UVLO} < 1.2V$ | -100 | | +100 | nA |
| BG Reference Voltage | V_{BG} | | 1.186 | 1.210 | 1.234 | V |
| Minimum SETI Voltage | V_{SET1} | | | 1 | | V |
| INTERNAL FETs | | | | | | |
| Internal FET On-Resistance | R_{ON} | $I_{LOAD} = 100mA$, $V_{IN} \geq 8V$ | | 100 | 190 | $m\Omega$ |
| Current-Limit Adjustment Range | I_{LIM} | (Note 5) | 0.7 | | 4.2 | A |
| Current-Limit Accuracy | | | -15 | | +15 | % |
| \overline{FLAG} Assertion Drop Voltage Threshold | V_{FA} | Increase ($V_{IN} - V_{OUT}$) drop until \overline{FLAG} asserts, $V_{IN} = 24V$ | | 560 | | mV |
| Reverse Current-Blocking Threshold | V_{RIB} | $V_{OUT} - V_{IN}$ | 30 | 55 | 70 | mV |
| Reverse Current-Blocking Response Time (Note 6) | t_{RIB} | | | 0.9 | 2.0 | μs |
| Reverse Blocking Leakage Current | I_{RBL} | $V_{OUT} - V_{IN} > 160mV$, current into OUT | | 0.8 | 2.0 | mA |
| \overline{FLAG} OUTPUT | | | | | | |
| \overline{FLAG} Output Logic-Low Voltage | | $I_{SINK} = 1mA$ | | | 0.4 | V |
| \overline{FLAG} Output Leakage Current | | $V_{IN} = V_{\overline{FLAG}} = 5V$, \overline{FLAG} deasserted | | | 2 | μA |

Electrical Characteristics (continued)

(V_{IN} = 4.5V to 36V, T_A = -40°C to +125°C, unless otherwise noted. Typical values are at V_{IN} = 24V, R_{SET1} = 12k Ω , T_A = +25°C.) (Note 3)

| LOGIC INPUT | | | | | | |
|------------------------------------|----------------------|---|------|----------|------|---------|
| HVEN Threshold Voltage | VHVEN_TH | | 1 | 2 | 3.5 | V |
| HVEN Threshold Hysteresis | | | | 2 | | % |
| HVEN Input Leakage Current | IHVEN_LEAK | VHVEN = 36V | | 26 | 40 | μ A |
| HVEN Input Reverse Leakage Current | IHVEN_RLEAK | VIN = VHVEN = -36V | -45 | -27 | | μ A |
| EN, RIEN Input Logic-High | VIH | | 1.4 | | | V |
| EN, RIEN Input Logic-Low | VIL | | | | 0.4 | V |
| EN, RIEN Input Leakage Current | I _{LEAK} | V _{EN} = V _{RIEN} = 5.0V | -1 | | +1 | μ A |
| THERMAL PROTECTION | | | | | | |
| Thermal Shutdown | T _{JC_MAX} | | | 150 | | °C |
| Thermal-Shutdown Hysteresis | T _{JC_HYST} | | | 30 | | °C |
| TIMING CHARACTERISTICS (Note 6) | | | | | | |
| Switch Turn-On Time | t _{ON} | From OFF to ON, see Table 1. R _{LOAD} = 240 Ω , C _{OUT} = 470 μ F | | 25 | | ms |
| Switch Turn-Off Time | t _{OFF} | R _{LOAD} = 47 Ω | | 3 | | μ s |
| Overvoltage Switch Turn-Off Time | t _{OFF_OVP} | V _{IN} > V _{OVLO} to V _{OUT} = 80% of V _{OVLO} , R _{LOAD} = 47 Ω , R _{SET1} = 10k Ω | | 3 | | μ s |
| Overcurrent Switch Turn-Off Time | t _{OFF_OCP} | I _{IN} > I _{LIM} , after t _{BLANK} , I _{LIM} = 1A | | 3 | | μ s |
| IN Debounce Time | t _{DEB} | V _{IN} changes from 0V to greater than V _{UVLO} to V _{OUT} = 10% of V _{IN} | 15.0 | 16.7 | 18.4 | ms |
| Blanking Time | t _{BLANK} | | 18.6 | 20.7 | 22.8 | ms |
| Autoretry Time | t _{RETRY} | After blanking time from I _{OUT} > I _{LIM} to FLAG clear (deassertion) (Note 7) | 540 | 600 | 660 | ms |
| ESD PROTECTION | | | | | | |
| IN | | Human Body Model, IN bypassed to GND with a 1 μ F low-ESR ceramic capacitor | | \pm 15 | | kV |

Note 3: All units are 100% production tested at T_A = +25°C. Limits over the operating temperature range are guaranteed by design and characterization; not production tested.

Note 4: Not production tested, user settable. See overvoltage/undervoltage lockout instructions.

Note 5: The current limit can be set below 700mA with a decreased accuracy.

Note 6: All timing is measured using 20% and 80% levels.

Note 7: The ratio between the autoretry time and blanking time is fixed and equal to 30.

Timing Diagrams




Figure 1. Autoretry Fault Diagram




Figure 2. Latch-Off Fault Diagram

Timing Diagrams (continued)




Figure 3. Continuous Fault Diagram











Figure 4. Debounce Timing








Typical Operating Characteristics

($C_{IN} = 0.47\mu F$, $C_{OUT} = 4.7\mu F$, $T_A = +25^\circ C$, unless otherwise noted.)



Typical Operating Characteristics (continued)


($C_{IN} = 0.47\mu F$, $C_{OUT} = 4.7\mu F$, $T_A = +25^\circ C$, unless otherwise noted.)




Typical Operating Characteristics (continued)

($C_{IN} = 0.47\mu\text{F}$, $C_{OUT} = 4.7\mu\text{F}$, $T_A = +25^\circ\text{C}$, unless otherwise noted.)


REVERSE-BLOCKING RESPONSE



FLAG RESPONSE




CURRENT-LIMIT RESPONSE




CONDITIONS: $I_{LIM} = 0.7\text{A}$, $I_L = 100\text{mA}$
TO SUDDEN SHORT APPLIED

CURRENT-LIMIT RESPONSE




CONDITIONS: $I_{LIM} = 0.7\text{A}$, $I_L = 100\text{mA}$
TO SHORT ON OUT WITH 1A/s


BLANKING TIME



AUTORETRY TIME




Pin Configuration



Pin Description

| PIN | NAME | FUNCTION |
|------------|--------------------------|---|
| 1–3 | IN | Overvoltage-Protection Input. Bypass IN to GND with a 0.47 μ F ceramic capacitor placed as close as possible to the device. Use a 0.47 μ F, low-ESR ceramic capacitor to enable ± 15 kV (HBM) ESD protection on IN. For hot-plug applications, see the <i>Applications Information</i> section. |
| 4 | UVLO | Externally Programmable Undervoltage-Lockout Threshold. Connect UVLO to GND to use the default internal UVLO threshold. Connect UVLO to an external resistor-divider to define a threshold externally and override the preset internal UVLO threshold. |
| 5 | OVLO | Externally Programmable Overvoltage-Lockout Threshold. Connect OVLO to GND to use the default internal OVLO threshold. Connect OVLO to an external resistor-divider to define a threshold externally and override the preset internal OVLO threshold. |
| 6 | SETI | Overload Current-Limit Adjust. Connect a resistor from SETI to GND to program the overcurrent limit. If SETI is unconnected, the current limit is set to 0A. If SETI is less than 1V (typ), the FETs turn off and $\overline{\text{FLAG}}$ is asserted. Do not connect more than 10pF to SETI. |
| 7 | GND | Ground |
| 8 | $\overline{\text{HVEN}}$ | 36V Capable Active-Low Enable Input. See Table 1. |
| 9 | $\overline{\text{RIEN}}$ | Reverse-Current Enable Input. Connect $\overline{\text{RIEN}}$ to GND to enable the reverse-current flow protection. Connect $\overline{\text{RIEN}}$ to logic-high to disable the reverse-current flow protection. |
| 10 | EN | Active-High Enable Input. See Table 1. |
| 11 | $\overline{\text{FLAG}}$ | Open-Drain, Fault Indicator Output. $\overline{\text{FLAG}}$ goes low when the fault duration exceeds the blanking time, reverse current is detected, thermal-shutdown mode is active, OVLO threshold is reached, or SETI is connected to GND. |
| 12, 13, 14 | OUT | Output Voltage. Output of internal FETs. Bypass OUT to GND with a 1 μ F ceramic capacitor placed as close as possible to the device. For a long output cable or inductive lead, see the <i>Applications Information</i> section. |
| — | EP | Exposed Pad. Always connect EP to the GND pin of the IC. Also, connect EP to a large GND plane with several thermal vias for best Thermal performance. Refer to the MAX17561 EV kit data sheet for an example of the correct method for EP connection and thermal vias. |

Functional Diagram



Detailed Description

The MAX17561/MAX17562/MAX17563 are adjustable overvoltage- and overcurrent-protection devices designed to protect systems against positive and negative input voltage faults up to $\pm 40V$, and feature low $100m\Omega$ (typ) on-resistance FETs. If the input voltage exceeds the OVLO threshold or falls below the UVLO, the internal FETs are turned off to prevent damage to the protected components. If the OVLO or the UVLO pin is set below the external OVLO or UVLO select thresholds ($V_{OVLOSEL}$ and $V_{UVLOSEL}$), the device automatically selects the internal $\pm 3\%$ (typ) accurate trip thresholds. The internal OVLO threshold is preset to 33V (typ), and the internal UVLO threshold is preset to 19.2V (typ).

The ICs feature programmable current-limit protection up to 4.2A. Once current reaches the threshold, the MAX17561 turns off after 20.7ms (typ) blanking time and stays off during the retry period. The MAX17562 latches off after the blanking time, and the MAX17563 limits the current continuously.

Programmable Current Limit/Threshold

A resistor from SET1 to GND sets the current limit/threshold for the switch (see the *Setting the Current Limit/Threshold* section). If the output current is limited at the current threshold value for a time equal to or longer than t_{BLANK} , the output \overline{FLAG} asserts and the MAX17561 enters the autoretry mode, the MAX17562 latches off the switch, and the MAX17563 enters the continuous current-limit mode.

Autoretry Current Limit (MAX17561)

When the current threshold is reached, the t_{BLANK} timer begins counting. The \overline{FLAG} asserts if the overcurrent condition is present for t_{BLANK} . The timer resets if the overcurrent condition disappears before t_{BLANK} has elapsed. A retry time delay, t_{RETRY} , is started immediately after t_{BLANK} has elapsed and during t_{RETRY} time, the FETs are off. At the end of t_{RETRY} , the FETs are turned on again. If the fault still exists, the cycle is repeated and the \overline{FLAG} stays low. When the fault is removed, the FETs stay on. If the die temperature exceeds $+150^{\circ}C$ (typ) due to self-heating, the MAX17561 enables thermal shutdown until the die temperature drops by approximately $30^{\circ}C$ (Figure 1).

The autoretry feature reduces the system power in case of overcurrent or short-circuit conditions. During t_{BLANK} time, when the switch is on, the supply current is held at the cur-

rent limit. During t_{RETRY} time, when the switch is off, there is no current through the switch. Thus, the output current is much less than the programmed current limit. Calculate the average output current using the following equation:

$$I_{LOAD} = I_{LIM} \left[\frac{t_{BLANK}}{t_{BLANK} + t_{RETRY}} \right]$$

With a 20.7ms (typ) t_{BLANK} and 600ms (typ) t_{RETRY} , the duty cycle is 3.3%, resulting in a 96.7% power savings.

Latch-Off Current Limit (MAX17562)

When the current threshold is reached, the t_{BLANK} timer begins counting. The \overline{FLAG} asserts if the overcurrent condition is present for t_{BLANK} . The timer resets when the overcurrent condition disappears before t_{BLANK} has elapsed. The switch turns off and stays off if the overcurrent condition continues beyond the blanking time. To reset the switch, either toggle the control logic EN or \overline{HVEN} or cycle the input voltage. If the die temperature exceeds $+150^{\circ}C$ (typ) due to self-heating, the MAX17562 latches off (Figure 2).

Continuous Current Limit (MAX17563)

When the current threshold is reached, the MAX17563 limits the output current to the programmed current limit. The \overline{FLAG} asserts if the overcurrent condition is present for t_{BLANK} and deasserts when the overload condition is removed. If the die temperature exceeds $+150^{\circ}C$ (typ) due to self-heating, the MAX17563 enables thermal shutdown until the die temperature drops by approximately $30^{\circ}C$ (Figure 3).

Reverse-Current Block Enable (\overline{RIEN})

This feature enables the reverse-current protection and disables reverse-current flow from OUT to IN. The reverse-current block enable feature is useful in applications with inductive loads.

Fault Flag Output

\overline{FLAG} is an open-drain fault indicator output and requires an external pullup resistor to a DC supply. \overline{FLAG} goes low when any of the following conditions occur:

- The blanking time has elapsed.
- The reverse-current protection has tripped.
- The die temperature exceeds $+150^{\circ}C$.
- When SET1 is less than 1V (typ).
- OVLO threshold is reached.

Thermal-Shutdown Protection

The devices have a thermal-shutdown feature to protect them from overheating. The devices turn off and the $\overline{\text{FLAG}}$ asserts when the junction temperature exceeds +150°C (typ). The devices exit thermal shutdown and resume normal operation after the junction temperature cools by 30°C (typ), except for the MAX17562, which remains latched off.

The thermal limit behaves similarly to the current limit. For the MAX17561 (autoretry), the thermal limit works with the autoretry timer. When the device comes out of the thermal limit, it starts after the retry time. For the MAX17562 (latch off), the device latches off until power or EN cycle. For the MAX17563 (continuous), the device only disables while the temperature is over the limit. There is no blanking time for thermal protection.

Undervoltage Lockout (UVLO)

The devices have a 19.2V (typ) preset UVLO threshold when the voltage at UVLO is set below the external UVLO select voltage (V_{UVLOSEL}). Connect UVLO to GND to activate the preset UVLO threshold. Connect the external resistors to the UVLO pin as shown in the *Typical Operating Circuit* to externally adjust the UVLO threshold. Use the following equation to adjust the UVLO threshold. The recommended value for R1 is 2.2M Ω :

$$V_{\text{UVLO}} = V_{\text{BG}} \times \left[1 + \frac{R1}{R2} \right]$$

Overvoltage Lockout (OVLO)

The devices have a 33V (typ) preset OVLO threshold when the voltage at OVLO is set below the external OVLO select voltage (V_{OVLOSEL}). Connect OVLO to GND to activate the preset OVLO threshold. Connect the external resistors to the OVLO pin as shown in the *Typical Operating Circuit* to externally adjust the OVLO threshold. Use the following equation to adjust the OVLO threshold. The recommended value for R3 is 2.2M Ω :

$$V_{\text{OVLO}} = V_{\text{BG}} \times \left[1 + \frac{R3}{R4} \right]$$

Switch Control

There are two independent enable inputs ($\overline{\text{HVEN}}$ and EN) for the devices. $\overline{\text{HVEN}}$ is a high-voltage-capable input. Toggle $\overline{\text{HVEN}}$ or EN to reset the fault condition once a short circuit is detected and the devices shut down ([Table 1](#)).

Input Debounce Protection

The ICs feature input debounce protection. When the input voltage is higher than the UVLO threshold voltage for a period greater than the debounce time (t_{DEB}), the internal FETs are turned on. This feature is intended for applications where the EN or $\overline{\text{HVEN}}$ signal is present when the power supply ramps up ([Figure 4](#)).

Applications Information

Setting the Current Limit/Threshold

A resistor from SET1 to ground programs the current limit/threshold value for the devices. Leaving SET1 unconnected selects a 0A current limit/threshold. Connecting SET1 to ground asserts $\overline{\text{FLAG}}$. (The $\overline{\text{FLAG}}$ is asserted if SET1 voltage is less than 1V (typ).) Use the following formula to calculate the current limit:

$$R_{\text{SET1}}(\text{k}\Omega) = \frac{11500}{I_{\text{LIM}}(\text{mA})}$$

IN Bypass Capacitor

Connect a minimum of 0.47 μF capacitor from IN to GND to limit the input voltage drop during momentary output short-circuit conditions. Larger capacitor values further reduce the voltage undershoot at the input.

Hot-Plug IN

In many system powering applications, an input-filtering capacitor is required to lower the radiated emission, enhance the ESD capability, etc. In hot-plug applications, parasitic cable inductance, along with the input capacitor, cause overshoot and ringing when a live power cable is connected to the input terminal.

This effect causes the protection device to see almost twice the applied voltage. A transient voltage suppressor (TVS) is often used for industrial applications to protect the system from these conditions. We recommend using a TVS that is capable of limiting surge to maximum 40V placed close to the input terminal.

Table 1. Switch Control

| $\overline{\text{HVEN}}$ | EN | SWITCH STATUS |
|--------------------------|----|---------------|
| 0 | 0 | On |
| 1 | 0 | Off |
| 0 | 1 | On |
| 1 | 1 | On |

MAX17561/MAX17562/ MAX17563

Adjustable Overvoltage and Overcurrent Protectors with High Accuracy

Input Hard Short to Ground

In many system applications, an input short circuit protection is required. The devices detect reverse current entering at OUT pin and flowing out of IN pin and turn off the internal FETs. However, parasitic inductance in the input line circuit along with the input capacitance defines the amount of reverse current. Large reverse current of 20A or more can damage the devices. It is recommended to use an additional inductance in series with the input to limit the large reverse current during an input short circuit event.

OUT Bypass Capacitor

For stable operation over the full temperature range and over the entire programmable current-limit range, connect a 1µF ceramic capacitor from OUT to ground. Excessive output capacitance can cause a false overcurrent condition due to decreased dV/dt across the capacitor. Calculate the maximum capacitive load (C_{MAX}) value that can be connected to OUT by using the following formula:

$$C_{MAX}(\mu F) = \frac{I_{LIM}(mA) \times t_{BLANK}(MIN) (ms)}{V_{IN}(V)}$$

For example, for V_{IN} = 24V, t_{BLANK} = 20.7ms, and I_{LIM} = 4.2A, C_{MAX} equals 3622.5µF.

Hot Plug IN at OUT terminal

In some applications, there might be a possibility of application of an external voltage at the OUT terminal of the IC with or without the presence of input voltage. During these conditions, the devices detect any reverse current entering at OUT pin and flowing out of IN pin and




Figure 5a. Human Body ESD Test Model

turn off the internal FETs. Due to parasitic cable inductance along with input and output capacitors cause overshoot and ringing when an external voltage is applied at the OUT terminal. This causes the protection device to see up to twice the applied voltage which can damage the devices. It is recommended to maintain the overvoltages such that the voltages at the pins do not exceed the absolute maximum ratings.

Output Freewheeling Diode for Inductive Hard Short to Ground

In applications that require protection from a sudden short to ground with an inductive load or long cable, a Schottky diode between the OUT terminal and ground is recommended. This is to prevent a negative spike on OUT due to the inductive kickback during a short-circuit event.

Layout and Thermal Dissipation

To optimize the switch response time to output short-circuit conditions, it is very important to keep all traces as short as possible to reduce the effect of undesirable parasitic inductance. Place input and output capacitors as close as possible to the device (no more than 5mm). IN and OUT must be connected with wide short traces to the power bus. During normal operation, the power dissipation is small and the package temperature change is minimal. If the output is continuously shorted to ground at the maximum supply voltage, the switches with the autoretry option do not cause thermal-shutdown detection to trip. Power dissipation in the devices can be calculated using the following equation:




Figure 5b. Human Body Current Waveform

MAX17561/MAX17562/
MAX17563

Adjustable Overvoltage and Overcurrent
Protectors with High Accuracy

$$P_{(MAX)} = \frac{V_{IN(MAX)} \times I_{OUT(MAX)} \times t_{BLANK}}{t_{RETRY} + t_{BLANK}}$$

Attention must be given to the MAX17563 continuous current-limit version when the power dissipation during a fault condition can cause the device to reach the thermal-shutdown threshold. Thermal vias from the exposed pad to ground plane are highly recommended to increase the system thermal capacitance while reducing the thermal resistance to the ambient.

ESD Test Conditions

The devices are specified for ±15kV (HBM) typical ESD resistance on IN when IN is bypassed to ground with a 0.47µF low-ESR ceramic capacitor. No capacitor is required for ±2kV (HBM) typical ESD on IN. All the pins have a ±2kV (HBM) typical ESD protection.

HBM ESD Protection

[Figure 5a](#) shows the Human Body Model, and [Figure 5b](#) shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest, which is then discharged into the device through a 1.5kΩ resistor.

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE | OVERCURRENT PROTECTION |
|--------------|-----------------|--------------|------------------------|
| MAX17561AUD+ | -40°C to +125°C | 14 TSSOP-EP* | Autoretry |
| MAX17562AUD+ | -40°C to +125°C | 14 TSSOP-EP* | Latchoff |
| MAX17563AUD+ | -40°C to +125°C | 14 TSSOP-EP* | Continuous |

+Denotes a lead(Pb)-free/RoHS-compliant package.
T = Tape and reel.
*EP = Exposed pad.

Chip Information

PROCESS: BiCMOS