MAX17600-MAX17605

4A Sink/Source Current, 12ns, Dual MOSFET Drivers

General Description

The MAX17600-MAX17605 devices are high-speed MOSFET drivers capable of sinking /sourcing 4A peak currents. The devices have various inverting and noninverting part options that provide greater flexibility in controlling the MOSFET. The devices have internal logic circuitry that prevents shoot-through during outputstate changes. The logic inputs are protected against voltage spikes up to +14V, regardless of VDD voltage. Propagation delay time is minimized and matched between the dual channels. The devices have very fast switching time, combined with short propagation delays (12ns typ), making them ideal for high-frequency circuits. The devices operate from a +4V to +14V single power supply and typically consume 1mA of supply current. The MAX17600/MAX17601 have standard TTL input logic levels, while the MAX17603 /MAX17604/MAX17605 have CMOS-like high-noise margin (HNM) input logic levels. The MAX17600/MAX17603 are dual inverting input drivers, the MAX17601/MAX17604 are dual noninverting input drivers, and the MAX17602/MAX17605 devices have one noninverting and one inverting input. These devices are provided with enable pins (ENA, ENB) for better control of driver operation.

These devices are available in 8-pin (3mm x 3mm) TDFN, 8-pin (3mm x 5mm) μ MAX®, and 8-pin SO packages and operate over the -40°C to +125°C temperature range.

Applications


- Power MOSFET Switching
- Switch-Mode Power Supplies
- DC-DC Converters
- Motor Control
- Power-Supply Modules

Ordering Information appears at end of data sheet.

Features

- Dual Drivers with Enable Inputs
- +4V to +14V Single Power-Supply Range
- 4A Peak Sink /Source Current
- Inputs Rated to +14V, Regardless of V_{DD} Voltage
- Low 12ns Propagation Delay
- 6ns Typical Rise and 5ns Typical Fall Times with 1nF Load
- Matched Delays Between Channels
- Parallel Operation of Dual Outputs for Larger Driver Output Current
- TTL or HNM Logic-Level Inputs with Hysteresis for Noise Immunity
- Low Input Capacitance: 10pF (typ)
- Thermal Shutdown Protection
- TDFN, µMAX, and SO Package Options
- -40°C to +125°C Operating Temperature Range

Typical Operating Circuit



μΜΑΧ is a registered trademark of Maxim Integrated Products, Inc.



MAX17600-MAX17605

4A Sink/Source Current, 12ns, Dual MOSFET Drivers

Absolute Maximum Ratings

V _{DD} , INA, INB, ENA, ENB to GND0.3V to +16V	Operating Temperature Range	40°C to +125°C
OUTA, OUTB to GND0.3V to +16V	Junction Temperature	+150°C
Junction Operating Temperature Range40°C to +125°C	Storage Temperature Range	65°C to +150°C
Continuous Power Dissipation (T _A = +70°C)	Lead Temperature (soldering, 10s)	+300°C
8-Pin TDFN (derate 23.8mW/°C above +70°C)1904mW	Soldering Temperature (reflow)	+240°C
8-Pin SO (derate 74mW/°C above +70°C) 588.2mW*		
8-Pin μMAX (derate 12.9mW/°C above +70°C)1030.9mW		

^{*}As per JEDEC 51 standard.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

PACKAGE TYPE: 8 TDFN	
Package Code	T833+2
Outline Number	<u>21-0137</u>
Land Pattern Number	90-0059
THERMAL RESISTANCE, FOUR-LAYER BOARD	
Junction to Ambient (θ _{JA})	42°C/W
Junction to Case (θ _{JC})	8°C/W

PACKAGE TYPE: 8 SO	
Package Code	S8+2
Outline Number	<u>21-0041</u>
Land Pattern Number	90-0096
THERMAL RESISTANCE, FOUR-LAYER BOARD	
Junction to Ambient (θ _{JA})	136°C/W
Junction to Case (θ _{JC})	38°C/W

PACKAGE TYPE: 8 μMAX						
Package Code	U8E+2					
Outline Number	<u>21-0107</u>					
Land Pattern Number	90-0145					
THERMAL RESISTANCE, FOUR-LAYER BOARD						
Junction to Ambient (θ _{JA})	77.6°C/W					
Junction to Case (θ_{JC})	5°C/W					

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

 $(V_{DD}$ = 12V, C_L = 0F, at T_A = -40°C to +125°C, unless otherwise noted. Typical values are specified at T_A = +25°C. Parameters specified at V_{DD} = 4V apply to the TTL versions only.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS		
POWER SUPPLY (V _{DD})								
V. Caracina Bassa	.,	TTL versions			14	.,,		
V _{DD} Operating Range	V_{DD}	HNM versions	6		14	V		
V _{DD} Undervoltage Lockout	UVLO	V _{DD} rising	3	3.5	3.85	V		
V _{DD} UVLO Hysteresis				200		mV		
V _{DD} UVLO to OUT_ Delay		V _{DD} rising		120		μs		
	IDD_Q	Not switching, V _{DD} = 14V (Note 2)		1	2			
V _{DD} Supply Current	IDD_SW	V _{DD} = 4.5V, C _L = 1nF, both channels switching at 1MHz		12	18	mA		
DRIVER OUTPUT (SOURCE) (OUTA	OUTB)							
Peak Output Current (Sourcing)	I _{PK-P}	V _{DD} = 14V, C _L = 10nF (Note 2)		4		Α		
Driver Output Resistance Pulling Up	R _{ON-P}	V _{DD} = 14V, I _{OUT} = 100mA	0.88 1.85					
(Note 3)		V _{DD} = 4V, I _{OUT} = 100mA		0.91	1.95	Ω		
DRIVER OUTPUT (SINK) (OUTA, OU	TB)	=						
Peak Output Current (Sinking)	I _{PK-N}	V _{DD} = 14V, C _L = 10nF (Note 2)		4		Α		
Driver Output Resistance Pulling		V _{DD} = 14V, I _{OUT} = -100mA		0.5	0.95			
Down (Note 3)	R _{ON-N}	V _{DD} = 4V, I _{OUT} = -100mA		0.52	1	Ω		
LOGIC INPUT (INA, INB)	1							
V Logic High Input Voltage		MAX17600/1/2	2.1			V		
V _{IN} _ Logic-High Input Voltage	V _{IH}	MAX17603/4/5	4.25			V		
V _{IN} Logic-Low Input Voltage	V _{IL}	MAX17600/1/2			8.0	V		
VIN_ Logic Low input voltage	VIL.	MAX17603/4/5			2.0	•		
Logic Input Hysteresis	V	MAX17600/1/2	0.34			V		
Logic Input Hysteresis V _{HYS}		MAX17603/4/5		0.9		•		
Logic Input Leakage Current	I _{LKG}	$V_{INA} = V_{INB} = 0V \text{ or } V_{DD} \text{ (MAX17600/1/2)}$	-1	+0.02	+1	μA		
Logic Input Bias Current	I _{BIAS}	$V_{INA} = V_{INB} = 0V \text{ or } V_{DD} \text{ (MAX17603/4/5)}$		10		μΑ		
Logic Input Capacitance	C _{IN}	(Note 2)		10		pF		

Electrical Characteristics (continued)

 $(V_{DD}$ = 12V, C_L = 0F, at T_A = -40°C to +125°C, unless otherwise noted. Typical values are specified at T_A = +25°C. Parameters specified at V_{DD} = 4V apply to the TTL versions only.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
ENABLE (ENA, ENB)	•					•	
// High Lovel Voltage		MAX17600/1/2	2.1			V	
V _{EN_H} High Level Voltage		MAX17603/4/5	4.25			V	
\/ Low Lovel\/eltege		MAX17600/1/2			0.8	V	
V _{EN_L} Low Level Voltage		MAX17603/4/5			2.0	V	
Enable Hyptorogia	EN	MAX17600/1/2		0.34		V	
Enable Hysteresis	EN_HYS	MAX17603/4/5		0.9		V	
Enghlo Dullun Dogistor to V	В	MAX17600/1/2	50	100	200	kΩ	
Enable Pullup Resistor to V _{DD}	R _{pu}	MAX17603/4/5	100	200	400	K22	
Propagation Delay from EN_ to OUT_	4	EN_ rising		7		20	
(Note 2)	t _{pd}	EN_ falling		7		ns	
SWITCHING CHARACTERISTICS (V	_{DD} = 14V) (N	ote 2)					
		C _L = 1nF		6			
OUT_ Rise Time	t _R	C _L = 4.7nF		20		ns	
		C _L = 10nF		40			
		C _L = 1nF		6		ns	
OUT_ Fall Time	t _F	C _L = 4.7nF		16			
		C _L = 10nF		25			
Turn-On Delay Time	t _{D-ON}	C _L = 1nF		12		ns	
Turn-Off Delay Time	t _{D-OFF}	C _L = 1nF		12		ns	
SWITCHING CHARACTERISTICS (V	_{DD} = 4.5V) (N	lote 2)					
		C _L = 1nF		5			
OUT_ Rise Time	t _R	C _L = 4.7nF		15		ns	
		C _L = 10nF		28			
		C _L = 1nF		5			
OUT_ Fall Time	t _F	C _L = 4.7nF		10		ns	
		C _L = 10nF		18			
Turn-On Delay Time	t _{D-ON}	C _L = 1nF		12		ns	
Turn-Off Delay Time	t _{D-OFF}	C _L = 1nF		12		ns	
MATCHING CHARACTERISTICS (No	te 2)					*	
Matching Propagation Delays Between Channel A and Channel B		V _{DD} = 14V, C _L = 10nF		8		ns	


Note 1: All devices are production tested at $T_A = +25^{\circ}C$. Limits over temperature are guaranteed by design.

Note 2: Design guaranteed by bench characterization. Limits are not production tested.


Note 3: For SOIC, μ MAX package options, these are only Typ parameters.

Typical Operating Characteristics


($C_L = 1nF$, $T_A = +25$ °C, unless otherwise noted.)




PROPAGATION DELAY TIME (LOW TO HIGH) vs. SUPPLY VOLTAGE (Cout = 1nF)




SUPPLY CURRENT vs. SUPPLY VOLTAGE $(C_{OUT} = 0nF)$




FALL TIME vs. SUPPLY VOLTAGE $(C_{OUT} = 1nF)$



PROPAGATION DELAY TIME (HIGH TO LOW) vs. SUPPLY VOLTAGE (Cout = 1nF)




SUPPLY CURRRENT vs. LOAD CAPACITANCE




Typical Operating Characteristics (continued)


 $(C_L = 1nF, T_A = +25^{\circ}C, unless otherwise noted.)$




Typical Operating Characteristics (continued)


 $(C_L = 1nF, T_A = +25^{\circ}C, unless otherwise noted.)$










LOGIC INPUT VOLTAGE vs. OUTPUT VOLTAGE (MAX17604) (V_{DD} = +14V, C_{OUTA} = 10nF)









LOGIC INPUT VOLTAGE vs. OUTPUT VOLTAGE (MAX17604) (VDD = +14V, COUTA = 10nF)



LOGIC OUTPUT vs. ENABLE




Pin Configurations



Pin Description

PIN	NAME	FUNCTION
1	ENA	Enable Input for Driver A. Internally pulled to V_{DD} through a $100k\Omega$ resistor. Leave unconnected for always-on operation. Connect to GND for disabling the corresponding channel.
2	INA	Logic Input for Channel A
3	GND	Ground
4	INB	Logic Input for Channel B
5	OUTB	Channel B Driver Output. Sources and sinks current for channel B to turn the external MOSFET at OUTB on or off.
6	V_{DD}	Power-Supply Input. Bypass to GND with one or more low-ESR 0.1µF ceramic capacitors.
7	OUTA	Channel A Driver Output. Sources and sinks current for channel A to turn the external MOSFET at OUTA on or off.
8	ENB	Enable Input for Driver B. Internally pulled to V_{DD} through a $100k\Omega$ resistor. Leave unconnected for always-on operation. Connect to GND for disabling the corresponding channel.
_	EP	Exposed Pad (TDFN Only). Internally connected to GND. Do not use the EP as the only ground connection.

Functional Diagram






Figure 1. Timing Diagram for the MAX17601/MAX17604




Figure 2. Timing Diagram for the MAX17602/MAX17605




Figure 3. Timing Diagram for the MAX17600/MAX17603




Figure 4. Test Circuit for the Timing Diagrams

Detailed Description

The MAX17600-MAX17605 are high-speed MOSFET drivers capable of sinking/sourcing 4A peak currents. The devices have various inverting and noninverting part options that provide greater flexibility in controlling the MOSFET. The devices have internal logic circuitry that prevents shoot-through during output-state changes. The logic inputs are protected against voltage spikes up to +16V, regardless of V_{DD} voltage. Propagation delay time is minimized and matched between the dual channels. The devices have very fast switching time, combined with short propagation delays (12ns typ), making them ideal for high-frequency circuits. The devices operate from a +4V to +14V single power supply and typically consume 1mA of supply current. The MAX17600/MAX17601/MAX17602 have standard TTL input logic levels, while the MAX17603/MAX17604/ MAX17605 have CMOS-like high-noise margin (HNM) input logic levels. The MAX17600/MAX17603 are dual inverting input drivers, the MAX17601/MAX17604 are dual noninverting input drivers, and the MAX17602/ MAX17605 have one noninverting and one inverting input. These devices are provided with enable pins (ENA and ENB) for better control of driver operation.

Logic Inputs

The MAX17600/MAX17601/MAX17602 have standard TTL input logic levels, while the MAX17603/MAX17604/MAX17605 have CMOS-like HNM input logic levels (see the *Electrical Characteristics* table). Table 1 gives the truth table for various part options.

			4.0			
Tabl	Δ 1	rii	th	Та	hI	Δ

ENABLE INPUTS		LOGIC INPUTS		DUAL NONINVERTING DRIVER		DUAL INVERTING DRIVER			ING AND ONE
ENA	ENB	INA	INB	OUTA	OUTB	OUTA	OUTB	OUTA	OUTB
Н	Н	Н	Н	Н	Н	L	L	L	Н
Н	Н	Н	L	Н	L	L	Н	L	L
Н	Н	L	Н	L	Н	Н	L	Н	Н
Н	Н	L	L	L	L	Н	Н	Н	L
L	L	Х	Х	L	L	L	L	L	L

L = Logic-low, H = Logic-high.

4A Sink/Source Current, 12ns, Dual MOSFET Drivers

Undervoltage Lockout (UVLO)

When V_{DD} is below the UVLO threshold, the output stage n-channel device is on and the p-channel is off, independent of the state of the inputs. This holds the outputs low. The UVLO is typically 3.6V with 200mV typical hysteresis to avoid chattering. A typical falling delay of $2\mu s$ makes the UVLO immune to narrow negative transients in noisy environments.

Driver Outputs

The devices feature 4A peak sourcing/sinking capabilities to provide fast rise and fall times of the MOSFET gate. Add a resistor in series with OUT_ to slow the corresponding rise/fall time of the MOSFET gate.

Applications Information

Supply Bypassing, Device Grounding, and Placement

Ample supply bypassing and device grounding are extremely important because when large external capacitive loads are driven, the peak current at the V_{DD} pin can approach 4A, while at the GND pin, the peak current can approach 4A. V_{DD} drops and ground shifts are forms of negative feedback for inverters and, if excessive, can cause multiple switching when the inverting input is used and the input slew rate is low. The device driving the input should be referenced to the devices' GND pin, especially when the inverting input is used. Ground shifts due to insufficient device grounding can disturb other circuits sharing the same AC ground return path. Any series inductance in the V_{DD}, OUT_, and/or GND paths can cause oscillations due to the very high di/dt that results when the devices are switched with any capacitive load. A 2.2µF or larger value ceramic capacitor is recommended, bypassing VDD to GND and placed as close as possible to the pins. When driving very large loads (e.g., 10nF) at minimum rise time, 10µF or more of parallel storage capacitance is recommended. A ground plane is highly recommended to minimize ground return resistance and series inductance. Care should be taken to place the devices as close as possible to the external MOSFET being driven to further minimize board inductance and AC path resistance.

Power Dissipation

Power dissipation of the devices consists of three components, caused by the quiescent current, capacitive charge and discharge of internal nodes, and the output current (either capacitive or resistive load). The sum of these components must be kept below the maximum power-dissipation limit.

The quiescent current is 1mA typical. The current required to charge and discharge the internal nodes is frequency dependent (see the <u>Typical Operating Characteristics</u>). The devices' power dissipation when driving a ground referenced resistive load is:

 $P = D \times R_{ON} (MAX) \times I_{I OAD^2} per channel$

where D is the fraction of the period the devices' output pulls high, R_{ON} (MAX) is the maximum pullup on-resistance of the device with the output high, and I_{LOAD} is the output load current of the devices.

For capacitive loads, the power dissipation is:

 $P = C_{LOAD} \times (V_{DD})^2 \times FREQ \text{ per channel}$

where C_{LOAD} is the capacitive load, V_{DD} is the supply voltage, and FREQ is the switching frequency.

Layout Information

The devices' MOSFET drivers source and sink large currents to create very fast rise and fall edges at the gate of the switching MOSFET. The high di/dt can cause unacceptable ringing if the trace lengths and impedances are not well controlled. The following PCB layout guidelines are recommended when designing with the devices:

- Place at least one 2.2µF decoupling ceramic capacitor from V_{DD} to GND as close as possible to the IC. At least one storage capacitor of 10µF (min) should be located on the PCB with a low-resistance path to the V_{DD} pin of the devices. There are two AC current loops formed between the IC and the gate of the MOSFET being driven. The MOSFET looks like a large capacitance from gate to source when the gate is being pulled low. The active current loop is from OUT of the devices to the MOSFET gate to the MOSFET source and to GND of the devices. When the gate of the MOSFET is being pulled high, the active current loop is from OUT_ of the devices to the MOSFET gate to the MOSFET source to the GND terminal of the decoupling capacitor to the V_{DD} terminal of the decoupling capacitor and to the V_{DD} terminal of the devices. While the charging current loop is important, the discharging current loop is also critical. It is important to minimize the physical distance and the impedance in these AC current paths.
- In a multilayer PCB, the component surface layer surrounding the devices should consist of a ground plane containing the discharging and charging current loops.

Ordering Information/Selector Guide

PART	PIN-PACKAGE	CONFIGURATION	LOGIC LEVELS	TOP MARK
MAX17600ATA+	8 TDFN-EP* (3mm x 3mm)	Dual/Inverting	TTL	+BOJ
MAX17600ASA+	8 SO	Dual/Inverting	TTL	+
MAX17600AUA+	8 μMAX-EP*	Dual/Inverting	TTL	+AACI
MAX17601ATA+	8 TDFN-EP* (3mm x 3mm)	Dual/Noninverting	TTL	+BOK
MAX17601ASA+	8 SO	Dual/Noninverting	TTL	+
MAX17601AUA+	8 μMAX-EP*	Dual/Noninverting	TTL	+AACJ
MAX17602ATA+	8 TDFN-EP* (3mm x 3mm)	Inverting/Noninverting	TTL	+BOL
MAX17602ASA+	8 SO	Inverting/Noninverting	TTL	+
MAX17602AUA+	8 μMAX-EP*	Inverting/Noninverting	TTL	+AACK
MAX17603ATA+	8 TDFN-EP* (3mm x 3mm)	Dual/Inverting	HNM	+BOM
MAX17603ASA+	8 SO	Dual/Inverting	HNM	+
MAX17603AUA+	8 μMAX-EP*	Dual/Inverting	HNM	+AACL
MAX17604ATA+	8 TDFN-EP* (3mm x 3mm)	Dual/Noninverting	HNM	+BON
MAX17604ASA+	8 SO	Dual/Noninverting	HNM	+
MAX17604AUA+	8 μMAX-EP*	Dual/Noninverting	HNM	+AACM
MAX17605ATA+	8 TDFN-EP* (3mm x 3mm)	Inverting/Noninverting	HNM	+BOO
MAX17605ASA+	8 SO	Inverting/Noninverting	HNM	+
MAX17605AUA+	8 μMAX-EP*	Inverting/Noninverting	HNM	+AACN

Note: All devices are specified over the -40°C to +125°C temperature range. Optional 8-pin 2mm x 3mm TDFN package is available. Contact your Maxim sales representative for more information.

Chip Information

PROCESS: BICMOS

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

^{*}EP = Exposed pad.