# **General Description**

The MAX19693 12-bit, 4.0Gsps digital-to-analog converter (DAC) enables direct digital synthesis of highfrequency and wideband signals. The DAC has been optimized for wideband communications, radar, and instrumentation applications. The MAX19693 provides excellent spurious and noise performance and can be used for synthesis of wideband signals in the frequency range from DC to nearly 2GHz. The 4.0Gsps update rate enables digital synthesis of signals with more than 1.5GHz bandwidth.

EVALUATION KIT AVAILABLE

The MAX19693 includes four 12-bit multiplexed lowvoltage differential signaling (LVDS) input ports, each operating at up to 1GHz in double data rate (DDR) or quad data rate (QDR) mode. The DAC accepts a clock at 1/2 the DAC update rate, as conversion is triggered on both rising and falling clock edges. The input data rate is 1/4 the DAC update rate (1/2 the clock rate). The MAX19693 provides an LVDS data clock output to simplify interfacing to FPGA or ASIC devices.

The MAX19693 is a current-steering DAC with an integrated, self-calibrated 50 $\Omega$  differential output termination to ensure optimum dynamic performance. The MAX19693 operates from 3.3V and 1.8V power supplies and consumes 1180mW at 4.0Gsps. The MAX19693 is specified over the extended temperature range (-40°C to +85°C) and is available in a compact 11mm x 11mm, 169 CSBGA package.

# Applications

Radar Waveform and LO Signal Synthesis

Digital IF Generation in X-Band Transmitters

Electronic Warfare

Arbitrary Waveform Generators

**Direct Digital Synthesis** 

Automatic Test Equipment

# \_Features

- ♦ 4.0Gsps Output Update Rate
- Industry-Leading Dynamic Performance SFDR\* = 76dBc at f<sub>OUT</sub> = 400MHz SFDR\* = 70dBc at f<sub>OUT</sub> = 800MHz Wideband Noise Spectral Density = -164dBm/Hz
- Low-Power Operation
  770mW (fDAC = 2000Msps)
  1180mW (fDAC = 4000Msps)
- 4:1 Multiplexed LVDS Inputs Up to 1000Mwps each port
- Internal 50Ω Differential Output Termination
- Input Register Scan Mode for In-Circuit Continuity Verification
- Compact 11mm x 11mm, 169 CSBGA Package
- Evaluation Kit Available (Order MAX19693EVKIT)

\*Excludes fDAC/2, fDAC/4, and fDAC/2 - fOUT spurs, which are specified separately.


### **\_Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX19693EXW-D	-40°C to +85°C	169 CSBGA
MAX19693EXW+D	-40°C to +85°C	169 CSBGA

+Denotes a lead(Pb)-free/RoHS-compliant package.

D = Dry pack.

# **Functional Diagram**



# M/IXI/M

\_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

## **ABSOLUTE MAXIMUM RATINGS**

AV <sub>DD3.3</sub> to GND, DACREF0.3V to +3.9V V <sub>DD1.8</sub> , AV <sub>CLK</sub> to GND, DACREF0.3V to +2.1V REFIO, FSADJ to GND, DACREF0.3V to (AV <sub>DD3.3</sub> + 0.3V) OUTP, OUTN to GND, DACREF0.3V to (AV <sub>DD3.3</sub> + 1.0V)
SE, SO, CREF to GND, DACREF0.3V to (V <sub>DD1.8</sub> + 0.3V) MOD, DELAY, CLKDIV, REFRES,
CAL to GND, DACREF0.3V to (AV <sub>DD3.3</sub> + 0.3V) CLKP, CLKN to GND, DACREF0.3V to (AV <sub>CLK</sub> + 0.3V) DAP0–DAP11, DBP0–DBP11,
DCP0–DCP11 to GND, DACREF0.3V to (V <sub>DD1.8</sub> + 0.3V) DDP0–DDP11 to GND, DACREF0.3V to (V <sub>DD1.8</sub> + 0.3V) DAN0–DAN11, DBN0–DBN11,
DCN0–DCN11 to GND, DACREF0.3V to (V <sub>DD1.8</sub> + 0.3V)

Note 1: Thermal resistance based on a 4.5in x 5.5in multilayer board.

DDN0–DDN11 to GND, DACREF.....-0.3V to (V<sub>DD1.8</sub> + 0.3V) DATACLKP, DATACLKN to GND,

DACREF .....-0.3V to  $(V_{DD1.8} + 0.3V)$ DATACLKP, DATACLKN, SO Continuous Current......8mA Continuous Power Dissipation (T<sub>A</sub> = +70°C)

169-Pin CSBGA (derate 33.3mW,	/°C above +70°C)2666.7mW
Thermal Resistance $\theta_{JA}$ (Note 1)	+18°C/W
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **ELECTRICAL CHARACTERISTICS**

 $(AV_{DD3.3} = 3.3V, V_{DD1.8} = AV_{CLK} = 1.8V, R_{REFRES} = 500\Omega, R_{SET} = 2k\Omega, V_{REFIO} = external 1.25V, V_{CAL} = 3.3V, V_{MOD} = 0V, transformer-coupled differential output, I_{OUT} = 20mA, T_{A} = -40^{\circ}C$  to +85°C, unless otherwise noted. Typical values are at T\_{A} = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
STATIC PERFORMANCE		•	•			
Resolution				12		Bits
Integral Nonlinearity	INL	Measured differentially		±1.2		LSB
Differential Nonlinearity	DNL	Measured differentially		±0.8		LSB
Offset Voltage Error	OS	Measured differentially, no external load resistors	-0.5	±0.1	+0.5	%FS
Offset Drift				±10		ppm/°C
Full-Scale Output Current	IOUT	(Note 3)	8		20	mA
Output-Current Gain Error	GE		-4		+4	%FS
		Internal reference		-0.003		
Output-Voltage Gain Drift		External reference		-0.0025		dB/°C
Maximum CW Output Power	Роит	Differential, into 50 $\Omega$ load		-2.6		dBm
Output Resistance	Rout	Differential, $V_{CAL} \ge 0.7 \times AV_{DD3.3}$ (Note 4)		50		Ω
Output Return Loss	S <sub>11</sub>	f <sub>OUT</sub> = 500MHz (Note 5)		20		dB

# **ELECTRICAL CHARACTERISTICS (continued)**

 $(AV_{DD3.3} = 3.3V, V_{DD1.8} = AV_{CLK} = 1.8V, R_{REFRES} = 500\Omega, R_{SET} = 2k\Omega, V_{REFIO} = external 1.25V, V_{CAL} = 3.3V, V_{MOD} = 0V$ , transformer-coupled differential output,  $I_{OUT} = 20mA$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .) (Note 2)

PARAMETER	SYMBOL	CO	NDITIONS	MIN	ТҮР	MAX	UNITS		
DYNAMIC PERFORMANCE (Note	s 5, 6)								
Minimum Clock Rate	fCLK					10	MHz		
Maximum Clock Rate	fCLK			2000			MHz		
Minimum Output Update Rate	fdac					20	Msps		
Maximum Output Update Rate	fDAC			4000			Msps		
Widebord Naiss Created Density		f <sub>DAC</sub> = 2000Msps,	f <sub>OUT</sub> = 200MHz, -6dBFS		-165		al Diras / Li		
Wideband Noise Spectral Density	NSD	f <sub>DAC</sub> = 4000Msps,	f <sub>OUT</sub> = 200MHz, -6dBFS		-164		dBm/H		
			f <sub>OUT</sub> = 50MHz, -3dBFS		76				
		f 1000Mapa	$f_{OUT} = 100MHz, -3dBFS$		76				
		$f_{DAC} = 1000Msps$	f <sub>OUT</sub> = 200MHz, -3dBFS		76				
			$f_{OUT} = 300MHz, -3dBFS$		76				
			f <sub>OUT</sub> = 200MHz, -3dBFS		73				
		f	f <sub>OUT</sub> = 400MHz, 0dBFS	62	69				
		$f_{DAC} = 2000Msps$	f <sub>OUT</sub> = 600MHz, -3dBFS						
Spurious-Free Dynamic Range	SEDD		f <sub>OUT</sub> = 800MHz, -3dBFS		70		dDa		
over Nyquist (Note 7)	SFDR	fo 40 - 2000Mapa	f <sub>OUT</sub> = 200MHz, -3dBFS		75		- dBc 		
			f <sub>OUT</sub> = 500MHz, -3dBFS		70				
		f <sub>DAC</sub> = 3000Msps	f <sub>OUT</sub> = 900MHz, -3dBFS		71				
			f <sub>OUT</sub> = 1200MHz, -3dBFS		68				
			$f_{OUT} = 200MHz, -3dBFS$		75				
		f 4000Maraa	f <sub>OUT</sub> = 400MHz, -6dBFS	62	69				
		f <sub>DAC</sub> = 4000Msps	f <sub>OUT</sub> = 800MHz, -3dBFS		63				
			f <sub>OUT</sub> = 1500MHz, -3dBFS		62				
		f <sub>DAC</sub> = 1000Msps			-87				
fa + a/4 Clock Spur		f <sub>DAC</sub> = 2000Msps			-98				
f <sub>DAC</sub> /4 Clock Spur		f <sub>DAC</sub> = 3000Msps	$f_{OUT} = 200MHz, 0dBFS$		-81		dBm		
		f <sub>DAC</sub> = 4000Msps			-81		1		
		f <sub>DAC</sub> = 1000Msps			-57				
fa e a /2 Claak Spur		f <sub>DAC</sub> = 2000Msps			-50		dDm		
f <sub>DAC</sub> /2 Clock Spur		f <sub>DAC</sub> = 3000Msps	$f_{OUT} = 200MHz, 0dBFS$		-54 dBm				
	f <sub>DAC</sub> = 4000Msps -50								
		f <sub>DAC</sub> = 1000Msps			-40				
foxo/2 four Spur		f <sub>DAC</sub> = 2000Msps			-40				
f <sub>DAC</sub> /2 - f <sub>OUT</sub> Spur		f <sub>DAC</sub> = 3000Msps	$f_{OUT} = 400MHz, -6dBFS$		-40		dBc		
		f <sub>DAC</sub> = 4000Msps			-40		<u> </u>		
Minimum Output Bandwidth	BW-3dB	(Note 8)			1500		MHz		

# **ELECTRICAL CHARACTERISTICS (continued)**

 $(AV_{DD3.3} = 3.3V, V_{DD1.8} = AV_{CLK} = 1.8V, R_{REFRES} = 500\Omega, R_{SET} = 2k\Omega, V_{REFIO} = external 1.25V, V_{CAL} = 3.3V, V_{MOD} = 0V, transformer-coupled differential output, I_{OUT} = 20mA, T_A = -40^{\circ}C$  to +85°C, unless otherwise noted. Typical values are at T\_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	CO	NDITIONS	MIN	ТҮР	MAX	UNITS
		f <sub>DAC</sub> = 2000Msps	f <sub>OUT1</sub> = 200MHz, -7dBFS, f <sub>OUT2</sub> = 210MHz, -7dBFS		-81		
Two-Tone IMD	TTIME	f <sub>DAC</sub> = 2000Msps	f <sub>OUT1</sub> = 400MHz, -7dBFS, f <sub>OUT2</sub> = 410MHz, -7dBFS		-82		
	TTIMD	f <sub>DAC</sub> = 2000Msps	f <sub>OUT1</sub> = 600MHz, -7dBFS, f <sub>OUT2</sub> = 610MHz, -7dBFS		-73		dBc
		f <sub>DAC</sub> = 4000Msps	f <sub>OUT1</sub> = 800MHz, -7dBFS, f <sub>OUT2</sub> = 810MHz, -7dBFS		-62		
REFERENCE							
Internal Reference Voltage Range	V <sub>REFIO</sub>			1.1	1.2	1.3	V
Reference Input Compliance Range	VREFIOR			0.50		1.25	V
Reference Input Resistance	RREFIO				10		kΩ
Reference Voltage Drift	TCOREF				-50		ppm/°C
ANALOG OUTPUT TIMING (Note	9)	1					
Output Fall Time	tFALL	90% to 10%			270		ps
Output Rise Time	<b>t</b> RISE	10% to 90%			270		ps
Settling Time	ts	Settling to 0.1%			3.5		ns
	-5	Settling to 0.025%			4.5		
Output Propagation Delay	tpD				1.3		ns
TIMING CHARACTERISTICS (No				1			1
Data-to-Clock Setup Time	<b>t</b> SETUP		ng edge of data clock	1.41			ns
Data-to-Clock Hold Time	thold		ng edge of data clock	-0.88			ns
LVDS LOGIC INPUTS (DAP11–D DDP11–DDP0, DDN11–DDN0)	AP0, DAN11-	-DAN0, DBP11–DBF	P0, DBN11–DBN0, DCP1	1–DCP0, D	CN11-DC	CN0,	
Differential Input Logic-High	VIH			100			mV
Differential Input Logic-Low	VIL					-100	mV
Common-Mode Voltage Range	VCOM			1.125		1.375	V
Differential Input Resistance	R <sub>IN</sub>			85		130	Ω
Input Capacitance	CIN				1.5		pF

# **ELECTRICAL CHARACTERISTICS (continued)**

 $(AV_{DD3.3} = 3.3V, V_{DD1.8} = AV_{CLK} = 1.8V, R_{REFRES} = 500\Omega, R_{SET} = 2k\Omega, V_{REFIO} = external 1.25V, V_{CAL} = 3.3V, V_{MOD} = 0V$ , transformer-coupled differential output,  $I_{OUT} = 20mA$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ .) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
3.3V CMOS LOGIC INPUTS (CI	LKDIV, DELAY,	MOD)				
Input Logic-High	VIH3.3		0.7 x AV <sub>DD3.3</sub>			V
Input Logic-Low	V <sub>IL3.3</sub>				0.3 x AV <sub>DD3.3</sub>	V
Input Leakage Current	I <sub>IN3.3</sub>		-5		+5	μA
Input Capacitance	CIN3.3			3		рF
1.8V CMOS LOGIC INPUT (SE)		-				
Input Logic-High	VIH1.8		0.7 x V <sub>DD1.8</sub>			V
Input Logic-Low	VIL1.8				0.3 x V <sub>DD1.8</sub>	V
Input Leakage Current	liN1.8		-5		+5	μΑ
Input Capacitance	CIN1.8			3		pF
1.8V CMOS LOGIC OUTPUT (S	60)					
Output Logic-High	V <sub>OH1.8</sub>	ISOURCE = 100µA	0.7 x VDD1.8			V
Output Logic-Low	V <sub>OL1.8</sub>	I <sub>SINK</sub> = 100µA			0.3 x V <sub>DD1.8</sub>	V
CLOCK INPUTS (CLKP, CLKN	)					
Minimum Clock Input Power	Deut	f <sub>DAC</sub> ≤ 3Gsps		0		dBm
(Note 11)	PCLK	f <sub>DAC</sub> > 3Gsps		9		иып
Maximum Clock Input Power	PCLK	(Note 11)		15		dBm
Common-Mode Voltage Range	VCOMCLK		0.55	AV <sub>CLK</sub> /3	3 0.65	V
Input Resistance	R <sub>CLK</sub>	Differential		100		Ω
Input Capacitance	C <sub>CLK</sub>			2		рF
DATA CLOCK OUTPUTS (DAT	ACLKP, DATA	CLKN)				
Differential Output	V <sub>DCLK</sub>	With $100\Omega$ differential termination	±0.25	±0.35	±0.45	V
Output Rise and Fall Time	t <sub>R,</sub> t <sub>F</sub>	With $100\Omega$ differential termination		0.5		ns
Common-Mode Voltage Range	VCOM		1.125	1.25	1.375	V

# **ELECTRICAL CHARACTERISTICS (continued)**

 $(AV_{DD3.3} = 3.3V, V_{DD1.8} = AV_{CLK} = 1.8V, R_{REFRES} = 500\Omega, R_{SET} = 2k\Omega, V_{REFIO} = external 1.25V, V_{CAL} = 3.3V, V_{MOD} = 0V$ , transformer-coupled differential output,  $I_{OUT} = 20$ mA,  $T_A = -40^{\circ}$ C to  $+85^{\circ}$ C, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}$ C.) (Note 2)

PARAMETER	SYMBOL	CONDITIO	NS	MIN	TYP	MAX	UNITS
POWER SUPPLIES							
Analog Supply Voltage Range	AV <sub>DD3.3</sub>			3.1	3.3	3.5	V
1.8V Supply Voltage Range	VDD1.8			1.7	1.8	1.9	V
Clock Supply Voltage Range	AVCLK			1.7	1.8	1.9	V
	1	f <sub>DAC</sub> = 2000Msps			106		
Analog Supply Current	IAVDD3.3	f <sub>DAC</sub> = 4000Msps			106	118	118 mA
		f <sub>DAC</sub> = 2000Msps			74		
1.8V Supply Current	IVDD1.8	f <sub>DAC</sub> = 4000Msps	fout =		148	190	mA
		f <sub>DAC</sub> = 2000Msps	100MHz, 0dBFS		157		
Clock Supply Current	IAVCLK	f <sub>DAC</sub> = 4000Msps			313	390	mA
Dower Dissignation	Deves	f <sub>DAC</sub> = 2000Msps			770		
Power Dissipation	PDISS	f <sub>DAC</sub> = 4000Msps			1180	1435	mW

**Note 2:** All specifications are 100% tested at  $T_A \ge +25^{\circ}$ C. Specifications at  $T_A < +25^{\circ}$ C are guaranteed by design and characterization.

**Note 3:** Nominal full-scale current  $I_{OUT} = 32 \times I_{REF}$ .

**Note 4:** R<sub>OUT</sub> can be set to  $50\Omega$  as described in the *Output Resistor Calibration* section.

**Note 5:** Transformer-coupled output (Figure 13,  $V_{CAL} \ge 0.7 \times AV_{DD3.3}$ ).

**Note 6:** CLK input = +10dBm, AC-coupled sine wave.

**Note 7:** Excludes f<sub>DAC</sub>/2, f<sub>DAC</sub>/4, and f<sub>DAC</sub>/2 - f<sub>OUT</sub> spurs, which are specified separately.

Note 8: Excludes sinc rolloff inherent in the DAC. Measured single-ended into  $50\Omega$  termination.


Note 9: Measured differentially into a  $50\Omega$  termination resistor.

Note 10: Guaranteed by design and characterization.

Note 11: Transformer-coupled clock input (Figure 5).


# \_Typical Operating Characteristics

 $(AV_{DD3.3} = 3.3V, V_{DD1.8} = AV_{CLK} = 1.8V, R_{REFRES} = 510\Omega, R_{SET} = 2k\Omega, P_{CLK} = +10dBm, V_{REFIO} = external 1.25V, V_{CAL} = 3.3V, V_{MOD} = 0V, transformer-coupled differential output (Figure 13), I_{OUT} = 20mA, T_A = +25°C, unless otherwise noted.)$ 



# MAX19693






 $(\text{AV}_{\text{DD3.3}} = 3.3\text{V}, \text{V}_{\text{DD1.8}} = \text{AV}_{\text{CLK}} = 1.8\text{V}, \text{R}_{\text{REFRES}} = 510\Omega, \text{R}_{\text{SET}} = 2\text{k}\Omega, \text{P}_{\text{CLK}} = +10\text{dBm}, \text{V}_{\text{REFIO}} = \text{external } 1.25\text{V}, \text{V}_{\text{CAL}} = 3.3\text{V}, \text{V}_{\text{CAL}} = 3.3\text{V}, \text{V}_{\text{CAL}} = 1.8\text{V}, \text{R}_{\text{REFRES}} = 1.8\text{V}, \text{R}_{\text{REFRES}$ 

V<sub>MOD</sub> = 0V, transformer-coupled differential output (Figure 13), I<sub>OUT</sub> = 20mA, T<sub>A</sub> = +25°C, unless otherwise noted.)


**Typical Operating Characteristics (continued)** 





# **Typical Operating Characteristics (continued)**

 $(AV_{DD3.3} = 3.3V, V_{DD1.8} = AV_{CLK} = 1.8V, R_{REFRES} = 510\Omega, R_{SET} = 2k\Omega, P_{CLK} = +10dBm, V_{REFIO} = external 1.25V, V_{CAL} = 3.3V, V_{MOD} = 0V, transformer-coupled differential output (Figure 13), I_{OUT} = 20mA, T_A = +25°C, unless otherwise noted.)$ 



# Pin Description

PIN	NAME	FUNCTION
A1	REFIO	Reference Input/Output. Internal 1.2V bandgap reference output. REFIO has a $10k\Omega$ series resistance and can be driven using an external reference. Connect a $1\mu$ F capacitor between REFIO and DACREF.
A2	FSADJ	Full-Scale Adjust Input. Sets the full-scale output current of the DAC. To obtain a 20mA full-scale output current using the internal reference, connect a $1.92k\Omega$ resistor between FSADJ and DACREF.
A3	DACREF	Current-Set Resistor Return Path. To obtain a 20mA full-scale output current using the internal reference, connect a $1.92k\Omega$ resistor between FSADJ and DACREF. DACREF is internally connected to AGND. <b>DO NOT CONNECT DACREF TO EXTERNAL GROUND.</b>
A4, A5, A7, A9	AV <sub>DD3.3</sub>	Analog 3.3V Supply Voltage. Accepts a 3.1V to 3.5V supply voltage range. Connect $0.047\mu$ F bypass capacitors between each AV <sub>DD3.3</sub> node and GND.
A6	OUTP	Positive Terminal of Differential DAC Output. An internal calibrated 25 $\Omega$ resistor connects OUTP to AV <sub>DD3.3</sub> .
A8	OUTN	Negative Terminal of Differential DAC Output. An internal calibrated 25 $\Omega$ resistor connects OUTN to AV <sub>DD3.3</sub> .
A10, B10, C2, C3, C10, E1–E4, E10–E13, F13	VDD1.8	Analog 1.8V Supply Voltage. Accepts a 1.7V to 1.9V supply voltage range. Connect 0.047 $\mu$ F bypass capacitors between each V <sub>DD1.8</sub> node and GND.
A11, A13, B5–B9, B11, C4–C9, C11, D1–D11, D13, E5–E9, G13	GND	Ground. Connect GND to the ground plane with minimum inductance.
A12, B12, C12, D12	AV <sub>CLK</sub>	Clock 1.8V Supply Voltage. Accepts a 1.7V to 1.9V supply voltage range. Connect $0.047\mu$ F bypass capacitors between each AV <sub>CLK</sub> node and GND.
B1	CREF	Noise Bypass Node. A 1µF capacitor between CREF and DACREF band limits the phase noise.
B2	REFRES	Calibration Reference Resistor Input. Connect a $510\Omega$ resistor between REFRES and AV <sub>DD3.3</sub> . The internal analog output resistors are calibrated to this external resistor.
B3	N.C.	No Connection. Leave unconnected, or connect to ground.
B4	MOD	f <sub>DAC</sub> /2 or f <sub>CLK</sub> Modulation Control Input. MOD = 1: Modulation ON MOD = 0: Modulation OFF MOD is a 3.3V CMOS input with an internal pulldown resistor.
C13	CLKP	Converter Clock Positive Input. An internal $100\Omega$ termination resistor connects CLKP to CLKN.
B13	CLKN	Converter Clock Negative Input. An internal $100\Omega$ termination resistor connects CLKP to CLKN.
C1	CAL	DAC Output Resistance Calibration Input. Calibration of the internal output resistors is initiated by a rising edge on CAL. CAL = 1: Output resistor calibration is held CAL = 0: Output resistors are uncalibrated CAL is a 3.3V CMOS input with an internal pulldown resistor. The clock must be operating to calibrate and to hold calibration. Leakage current is less than ±5µA.

# \_Pin Description (continued)

PIN	NAME	FUNCTION
F6–F3, F1, F2, H6–H1	DAP11– DAP0	A-Channel Positive LVDS Data Inputs. DAP11 is the MSB. Input coding in offset binary format.
G6–G3, G1, G2, J6–J1	DAN11– DAN0	A-Channel Negative LVDS Data Inputs
K1–K4, M1–M4, K5, M5, K6, M6	DBP11- DBP0	B-Channel Positive LVDS Data Inputs. DBP11 is the MSB. Input coding in offset binary format.
L1–L4, N1–N4, L5, N5, L6, N6	DBN11– DBN0	B-Channel Negative LVDS Data Inputs
M7, K7, M8, K8, M9–M12, K9, K10, K11, L12	DCP11- DCP0	C-Channel Positive LVDS Data Inputs. DCP11 is the MSB. Input coding in offset binary format.
N7, L7, N8, L8, N9–N12, L9, L10, L11, K12	DCN11- DCN0	C-Channel Negative LVDS Data Inputs
G7, J7, J12–J8, G12–G8	DDP11- DDP0	D-Channel Positive LVDS Data Inputs. DDP11 is the MSB. Input coding in offset binary format.
F7, H7, H12–H8, F12–F8	DDN11- DDN0	D-Channel Negative LVDS Data Inputs
J13	DATACLKP	LVDS Data Clock Positive Output
H13	DATACLKN	LVDS Data Clock Negative Output
K13	DELAY	Data Clock Delay Mode Input. Adjusts the delay of the output data clock. DELAY = 0: No delay added DELAY = 1: Add delay of 1/2 input data period (one DAC clock cycle) DELAY is a 3.3V CMOS input with an internal pulldown resistor.
L13	CLKDIV	Data Clock Divide Mode Input. CLKDIV = 1: (DDR mode) Data clock rate = input data rate/2 ( $f_{CLK}/4$ ) CLKDIV = 0: (QDR mode) Data clock rate = input data rate/4 ( $f_{CLK}/8$ ) CLKDIV is a 3.3V CMOS input with an internal pulldown resistor.
M13	SE	Scan Enable Input. SE is a 1.8V CMOS logic input. During normal operation, SE is internally connected to GND. When SE is high (1.8V), the parallel input register is configured as a shift register, allowing the contents of the input register to be shifted out on the scan output (SO).
N13	SO	Scan Output. SO is a 1.8V CMOS logic output and active when scan enable (SE) is high.

# **Detailed Description**

The MAX19693 is a high-performance, high-speed, 12bit current-steering DAC with an integrated 50 $\Omega$  differential output termination. The DAC is capable of operating with a clock rate (f<sub>CLK</sub>) of up to 2.0GHz. Since the output is latched on both rising and falling clock edges, a 2.0GHz clock results in a DAC update rate (f<sub>DAC</sub>) of 4.0Gsps.

The converter consists of an edge-triggered 4:1 input data multiplexer followed by a current-steering circuit. This circuit is capable of generating differential full-scale currents from 8mA to 20mA. Internal  $25\Omega$  resistors on each output, in combination with an external termination, convert the differential current into a voltage. The internal resistors are terminated to the 3.3V analog supply (AV<sub>DD3.3</sub>). The internal termination resistors can be calibrated to an external 510 $\Omega$  precision resistor. A calibration cycle can be run every time the converter is powered up, or at any other time as long as the clock is operating. An integrated 1.2V bandgap reference, control amplifier, and user-selectable external resistor determine the data converter's full-scale range.

### **Reference Input/Output**

The MAX19693 supports operation with the on-chip 1.2V bandgap reference or an external reference voltage source. REFIO serves as the input for an external, low-impedance reference source, and as the output if the DAC is operating with the internal reference. For stable operation with the internal reference, decouple REFIO to DACREF with a 1µF capacitor. Since REFIO has a 10k $\Omega$  series resistance, buffer REFIO with an external amplifier to drive external loads.

The MAX19693's reference circuit (Figure 1) employs a control amplifier designed to regulate the full-scale current ( $I_{OUT}$ ) for the differential current outputs of the DAC. The output current can be calculated as follows:

 $I_{OUT} = 32 \times I_{REF} \times 4095/4096$ 

where I<sub>REF</sub> is the reference output current (I<sub>REF</sub> =  $V_{REFIO}/R_{SET}$ ) and I<sub>OUT</sub> is the full-scale output current of the DAC. Located between FSADJ and DACREF, R<sub>SET</sub> is typically set to 1.92k $\Omega$ , resulting in a full-scale current

of 20mA and a maximum of -2.6dBm output power for a CW signal if the internal reference is used. Generally, the dynamic performance of the DAC improves with increasing full-scale current.

REFIO can be driven by an externally applied reference voltage for gain adjustment/level-control purposes. The bandwidth of the control amplifier in Figure 1 is typically less than 100kHz, and the input resistance at REFIO is  $10k\Omega$ .




Figure 1. Reference Architecture, Internal Reference Configuration

### **Analog Outputs**

The MAX19693 is a differential current-steering DAC with built-in, self-calibrated output-termination resistors to optimize performance. The outputs are terminated to AV<sub>DD3.3</sub>, and are calibrated to provide a 50 $\Omega$  differential output resistance. In addition to the signal current, a constant 10mA current sink is connected to each DAC output. Typically, the outputs are used with a 50 $\Omega$  balun transformer. If the transformer is center-tapped, it is recommended that the center tap be connected to AV<sub>DD3.3</sub>. If the transformer is not center-tapped, inductors can be used to pull up the outputs, as shown in Figure 13. Figure 2 shows an equivalent circuit of the internal output structure of the MAX19693.




Figure 2. Equivalent Output Circuit

The output termination resistors (R<sub>T</sub>) are calibrated to 23.5 $\Omega$ . R<sub>M</sub> (R<sub>M1</sub> + R<sub>M2</sub> + R<sub>M3</sub>) is the resistance of the DAC output traces and bond wires, and is not calibrated. The output resistance is equal to 2R<sub>T</sub> + 2R<sub>M</sub>, and is nominally 50 $\Omega$ . The MAX19693 is normally used with an external differential 50 $\Omega$  load (R<sub>L</sub>). For this case, the peak differential output voltage is calculated as follows:

$$V_{OUT} = I_{OUT} \times R_I R_T / (R_I + 2 R_M + 2 R_T)$$

where  $I_{OUT}$  is the full-scale current, typically set to 20mA. With  $R_L = 50\Omega$ ,  $R_T = 23.5\Omega$ , and  $R_M = 1.5\Omega$ ,  $V_{OUT}$  is 0.235V. This corresponds to an output power of -2.6dBm. As shown in Figure 2, the output circuit has some resistive, capacitive, and inductive elements. These elements limit the output bandwidth to 1.5GHz with a resistive differential load of  $50\Omega$ .

### **Output Resistor Calibration**

The integrated termination resistor (R<sub>T</sub>) must be calibrated to have an accurately known DAC output resistance and voltage. The termination resistors are calibrated to the external reference resistor (R<sub>REFRES</sub>) connected between REFRES and AV<sub>DD3.3</sub>. R<sub>REFRES</sub> is nominally 500 $\Omega$ . A plot showing the typical relation between the DAC output resistance and R<sub>REFRES</sub> is shown in Figure 3.

The calibration cycle is initiated with a rising edge on CAL. While the clock is running, CAL must be asserted and held high after the supply voltages and the reference voltage have reached steady state. Input data should not be switching while the calibration is running. The duration of the calibration cycle is shorter than 65,536 DAC clock cycles (less than 32.8µs if the converter is operated with a 2GHz clock rate). CAL must be held high for the output resistors to remain calibrated. If the clock is stopped, or if power is cycled, a new calibration cycle must run.




Figure 3. Output Resistance vs. REFRES Resistor




Figure 4. Typical Clock Application Circuit

### **Clock Inputs**

The MAX19693 features a flexible differential clock input (CLKP, CLKN) operating from a separate supply (AV<sub>CLK</sub>) to achieve the best possible jitter performance. The two clock inputs can be driven from a single-ended or a differential clock source. A sine wave or a square wave can be used. For single-ended operation, drive CLKP with a logic source, and bypass CLKN to GND with a 0.1 $\mu$ F capacitor.

Driving the clocks differentially is recommended for optimum jitter performance. Choose a clock amplitude that is as large as possible (without the clock voltage at the CLKN and CLKP going more than 300mV below ground or above the AV<sub>CLK</sub> supply voltage) to minimize jitter. For an AC-coupled, differential sine-wave clock, using the input circuit of Figure 4 or 5, clock power should not be higher than 15dBm.

The MAX19693 can be used with a sinusoidal clock amplitude as low as  $0.6V_{P-P}$  (0dBm) below 3Gsps. For higher update rates, a clock amplitude between 10dBm and 12dBm is recommended for optimum noise performance.




Figure 5. Clock Application Circuit with Improved Symmetry

The CLKP and CLKN are internally biased to 0.6V with resistors. This allows AC-coupling of clock sources directly to the device without external resistors to define the DC level.

An internal 100 $\Omega$  termination resistor connects CLKP to CLKN. Add an external 100 $\Omega$  termination resistor when using a 50 $\Omega$  clock source. See Figure 4 for a convenient way to apply a differential signal created from a single-ended source and a wideband transformer.

The clock circuit in Figure 4 provides amplitude asymmetry at update rates above 3Gsps due to transformer loss, which may cause the clock duty cycle to deviate from 50% for clock rates close to 2GHz. This may cause the image spur at  $f_{DAC}/2 - f_{OUT}$  to increase by several decibels (dB). Figure 5 shows a clock interface circuit with improved symmetry using three balun transformers. This clock interface circuit provides symmetric and balanced clock signals for frequencies up to the maximum update rate of the MAX19693. An equivalent circuit model for the clock inputs is shown in Figure 6.




Figure 6. Clock Input Equivalent Circuit


### **Clock Duty Cycle**

The DAC output is updated on both the rising and falling clock edges. Use a clock with a duty cycle as close to 50% as possible. When using an AC-coupled sine-wave clock, the clock duty cycle is automatically close to 50%.

Deviation from a balanced duty cycle contributes to an image in the output spectrum. The magnitude of the image is dependent on the deviation from an ideal 50% duty cycle. This artifact occurs at the following frequency:

$$f_{\rm IMAGE} = \frac{f_{\rm DAC}}{2} \pm f_{\rm OUT}$$

Another artifact resulting from updating the DAC output on both edges is the generation of a spur at the clock frequency, or 1/2 the DAC update rate. Note that this spur is not related to the duty cycle:



f<sub>DAC</sub> OR 2 x f<sub>CI к</sub>

fdac - fin

 $f_{SPUR} = \frac{f_{DAC}}{2}$ 

fDAC/2 OR fCLK

Figure 7. f<sub>DAC</sub>/2 Modulation Using the MOD Input

### fDAC/2 Modulation (MOD)

The MAX19693 MOD input (B4 node) provides  $f_{DAC}/2$  (or  $f_{CLK}$ ) modulation as shown in Figure 7 when it is set to logic 1. MOD is a 3.3V CMOS logic input pin. Setting MOD to logic-high inverts data on ports B and D inside the MAX19693.

Using the MOD function improves IMD when synthesizing some high-frequency signals. To use the MOD function, set MOD to logic-high and invert data on ports B and D.

### **Data Inputs**

Data inputs (DAP[11:0], DAN[11:0], DBP[11:0], DBN[11:0], DCP[11:0], DCN[11:0], DDP[11:0], DDN[11:0]) are LVDS receivers followed by edgetriggered flip-flops. Four 12-bit buses accept data in offset binary format. The LVDS inputs feature on-chip termination with differential  $100\Omega$  resistors. A 1.25V common-mode level with a standard LVDS differential swing can be applied to these inputs. See Figure 8 for an equivalent circuit of the LVDS inputs.

fDAC/2 OR fCLK

f<sub>DAC</sub>/2 - f<sub>IN</sub>

fin

fDAC OR 2 x fCI K

 $f_{DAC}/2 + f_{IN}$ 




Figure 8. LVDS Input Equivalent Circuit

MAX19693

### **Data Timing Relationships**

The timing of the LVDS inputs is defined with respect to the LVDS output DATACLK (DATACLKP, DATACLKN). The LVDS data inputs are latched at 1/2 the input clock frequency. The DATACLK output frequency is divided by another factor of 4 (CLKDIV = 0) or by 2 (CLKDIV = 1).

Define the 0° point of DATACLK as the rising edge.

For the case of CLKDIV = 1, data is latched at 0° and  $180^{\circ}$  of DATACLK, and setup and hold times must be satisfied for both these points in time.

For the case of CLKDIV = 0, data is latched at  $0^{\circ}$ ,  $90^{\circ}$ ,  $180^{\circ}$ , and  $270^{\circ}$  of DATACLK. Setup and hold times must be satisfied for all four of these points in time.

The DELAY input can skew DATACLK by 1/2 of the input data period, as shown in Figure 9. This eases interfacing to FPGAs where the clock to Q delay of the LVDS outputs is not adjustable. The clock driving the data input register is not delayed with DELAY. The setup and hold times are always referred to the case when DELAY = 0. Data-timing relationships are shown in Figure 10.




Figure 9. Effect of DELAY Input on Data Clock Output




Figure 10. Setup ( $t_S$ ) and Hold Time ( $t_H$ ) for Data Input Interface




Figure 11. Input Register Flip Flops in Normal Operation (a) and Scan Mode (b)

MAX19693




Figure 12. Timing Diagram, Scan Operation

### **Input Register Scan**

The outputs of the data input register on the MAX19693 can be monitored on the SO (scan output) pin to allow verification of the connectivity of the data input pins. This function is enabled using the SE (scan enable) pin. When SE is logic 0 (0V), the input register operates normally, and SO is in a high-impedance state. When SE is logic 1 (1.8V), the input register flip-flops are reconfigured to be a 48-bit shift register, connected to the SO output as shown in Figure 11. Data is clocked out at the input register data rate.

A timing diagram for the operation is shown in Figure 12. Known input data is applied to the DAC data inputs on the first DATACLK pulse, and the input register is loaded in a parallel fashion. Note that the input data needs one clock cycle to propagate before SE can be set to logic 1. When SE is set to logic 1, the input register is configured as a 48-bit long shift register, outputting at SO. The order of the bit output on SO is QD<0:11>, QC<0:11>, QB<0:11>, and QA<0:11>, followed by constant low until SE is set low, which brings SO into high- impedance mode again.

The scan interface is a 1.8V CMOS logic interface.

### Applications Information

### Differential Coupling Using RF Transformers

The differential voltage between OUTP and OUTN can be converted to a single-ended voltage using a transformer or a differential amplifier configuration. Using a differential transformer-coupled output (CW output power is limited to -2.6dBm) optimizes the dynamic performance. Use bias tees built from discrete inductors




Figure 13. Differential to Single-Ended Conversion Circuit for MAX19693 Analog Output

and capacitors (Figure 13) for optimal performance. Pull up the DAC outputs to 3.3V. Not pulling up the outputs to 3.3V may result in some degradation of dynamic performance if the full-scale current is set to 20mA. A recommended output circuit is shown in Figure 13. To achieve the maximum bandwidth, minimize the inductance in the ground lead on the secondary side of the transformer. Use a very short trace and multiple vias for the connection to the ground plane. Alternatively, the DAC output can be AC-coupled into a wideband differential amplifier.




Figure 14. Data Source to DAC Interfacing

### **Data Synchronization**

The DAC clock runs at twice the data rate of the data interface to the MAX19693. An LVDS level data clock output (DATACLKP, DATACLKN) helps to synchronize the data source and the DAC. The output data clock frequency can be set to 1/2 the input data rate or 1/4 the input data rate. When the DAC is operating at full speed, this allows the data clock to be interfaced directly to FPGAs without using an external clock divider. For example, if the DAC is updating at 4Gsps, the input data rate is 1Gwps. If the DAC is interfaced to an FPGA, the data clock can operate at 1/4 the data input rate; hence the data output clock frequency would be 250MHz. If the system clock is operating at the DAC clock rate, the scheme in Figure 14(a) can be used. In this case, the system is clocked using the data clock output from the DAC. The delays of the data and the clock depend upon line lengths and loading. Hence, clock deskewing using a phase-locked loop or delay-locked loop may be necessary to make this system work properly at high frequencies. When CLKDIV = 0, the data clock output can be phase-shifted by  $45^{\circ}$  using DELAY. When CLKDIV = 1, the data clock output can be phase-shifted by  $90^{\circ}$  using DELAY.

An alternative solution is shown in Figure 14(b). In this case, the system clock distribution is running at the data clock rate. A low-jitter, low-phase-noise phase-locked loop is used to generate the high-speed DAC clock. Using the data clock for feedback into the PLL ensures synchronization between data and clock. If more than one MAX19693 is used in a system, and the relative phases need to be defined, the divided data clock of each DAC should be phase locked to a system clock running at data rate/4 or data rate/2, equal to the DAC clock rate divided by 8 or 4, respectively.



### Grounding, Bypassing, Power-Supply, and Board-Layout Considerations

Grounding and power-supply decoupling can strongly influence the performance of the MAX19693. Unwanted digital crosstalk may couple through the input, reference, power-supply, and ground connections, affecting dynamic performance. Proper grounding and powersupply-decoupling guidelines for high-speed, highfrequency applications should be closely followed. This reduces EMI and internal crosstalk that can significantly affect the dynamic performance of the MAX19693.

Use of a multilayer PCB with separate ground and power-supply planes is required. It is recommended that the analog output and the clock input are run as controlled-impedance microstrip lines on the top layer of the board, directly above a ground plane, and that no vias are used for the clock input (CLKP, CLKN) and the analog output (OUTP, OUTN) signals. Depending on the length of the traces, and the operating condition, a low-loss dielectric material (such as ROGERS RO4003) as the top layer dielectric may be advisable. The data clock (DATACLKP, DATACLKN) must be routed so coupling into the clock input and the DAC output is minimized.

Digital input signals should be run as controlledimpedance strip lines between ground planes. Digital signals should be kept as far away from sensitive analog inputs, reference input sense lines, commonmode inputs, and clock inputs as practical. It is particularly important to minimize coupling between digital signals and the clock, to optimize dynamic performance for high output frequencies. A symmetric design of the clock input and analog output lines is critical to minimize distortion and optimize the DAC's dynamic performance.

Digital signal paths should be kept short and run lengths matched to avoid data-delay mismatch.

The MAX19693 supports three separate power-supply inputs for analog 3.3V (AV<sub>DD3.3</sub>), switching (V<sub>DD1.8</sub>), and clock (AV<sub>CLK</sub>) circuits. Each AV<sub>DD3.3</sub>, V<sub>DD1.8</sub>, and AV<sub>CLK</sub> input should at least be decoupled with a separate 0.047µF capacitor as close as possible to the input, and their opposite ends with the shortest possible connection to the corresponding ground plane to minimize loop inductance. All three power-supply voltages should also be decoupled at the point they enter the PCB with tantalum or electrolytic capacitors.

Ferrite beads with additional decoupling capacitors forming a pi-network could also improve performance.

The power-supply inputs (V<sub>DD1.8</sub> and AV<sub>CLK</sub>) of the MAX19693 allow a 1.8V ±0.1V supply voltage range. The analog power-supply input (AV<sub>DD3.3</sub>) allows a 3.3V ±0.2V supply voltage range. To optimize the dynamic performance of the MAX19693 over temperature at the highest update rates, it is important that the difference between V<sub>DD1.8</sub> and AV<sub>DD3.3</sub> is at least 1.4V. If V<sub>DD1.8</sub> is 1.9V and AV<sub>DD3.3</sub> is 3.1V, dynamic performance at these update rates degrades at higher temperatures.

The MAX19693 is packaged in a 169 CSBGA with 0.8mm ball pitch **(package code: X16911-1)**, providing design flexibility, thermal efficiency, and a small footprint for the DAC.

# Static Performance Parameter Definitions

### Integral Nonlinearity (INL)

INL is the deviation of the values on an actual transfer function from either a best straight-line fit (closest approximation to the actual transfer curve) or end-point fit (a line drawn between the end points of the transfer function, once offset and gain errors have been nullified). For a DAC, the deviations are measured at every individual step. The MAX19693 INL is specified using the endpoint method.

### **Differential Nonlinearity (DNL)**

DNL is the difference between an actual step height and the ideal value of 1 LSB. A DNL error specification greater than -1 LSB guarantees a monotonic transfer function.

### **Offset Error**

The offset error is the difference between the ideal and the actual offset current. For a differential output DAC, the offset point is the average value at the output for the two mid-scale digital input codes with respect to the full scale of the DAC. This error affects all codes by the same amount.

### **Gain Error**

A gain error is the difference between the ideal and the actual full-scale output voltage on the transfer curve, after nullifying the offset error. This error alters the slope of the transfer function and corresponds to the same percentage error in each step.

# **Dynamic Performance Parameter Definitions**

### **Settling Time**

The settling time is the amount of time required from the start of a transition until the DAC output settles to its new output value to within the specified accuracy.

### **Noise Spectral Density**

The DAC output noise is the sum of the quantization noise and other noise sources. Noise spectral density is the noise power in a 1Hz bandwidth.

### Spurious-Free Dynamic Range (SFDR)

SFDR is the ratio of the RMS amplitude of the carrier frequency (maximum signal components) to the RMS value of the largest distortion component. SFDR is usually measured in dBc with respect to the carrier frequency amplitude or in dBFS with respect to the DAC's full-scale range. Depending on its test condition, SFDR is observed within a predefined window or to Nyquist.

### Two-/Four-Tone Intermodulation Distortion (IMD)

The two-/four-tone IMD is the ratio, expressed in dBc or dBFS, of the worst 3rd-order or higher IMD products to any output tone.

Pin Configuration

TOP VIEW						/И	<b>AXI</b> MAX19693						
_	1	2	3	4	5	6	7	8	9	10	11	12	13
A	REFIO (A1)	FSADJ	DACREF	AV <sub>DD3.3</sub>	AV <sub>DD3.3</sub>	OUTP	AV <sub>DD3.3</sub>	OUTN	AV <sub>DD3.3</sub>	V <sub>DD1.8</sub>	GND (A11)	AV <sub>CLK</sub>	GND (A13)
В	CREF	REFRES	N.C. (B3)	MOD (B4)	GND (B5)	GND (B6)	GND	GND (B8)	GND (B9)	V <sub>DD1.8</sub>	GND (B11)	AV <sub>CLK</sub>	CLKN (B13)
С	CAL (C1)	V <sub>DD1.8</sub>	V <sub>DD1.8</sub>	GND (C4)	GND (C5)	GND (C6)	GND	GND (C8)	GND (C9)	V <sub>DD1.8</sub>	GND (C11)	AV <sub>CLK</sub>	CLKP (C13)
D	GND	GND (D2)	GND (D3)	GND (D4)	GND (D5)	GND (D6)	GND	GND (D8)	GND (D9)	GND (D10)	GND (D11)	AV <sub>CLK</sub>	GND (D13)
E	V <sub>DD1.8</sub>	V <sub>DD1.8</sub>	V <sub>DD1.8</sub>	V <sub>DD1.8</sub>	GND (E5)	GND	GND	GND (E8)	GND (E9)	V <sub>DD1.8</sub>	V <sub>DD1.8</sub>	V <sub>DD1.8</sub> (E12)	V <sub>DD1.8</sub>
F	DAP7	DAP6	DAP8	DAP9	DAP10 (F5)	DAP11 (F6)	DDN11	DDN0	DDN1	DDN2 (F10)	DDN3 (F11)	DDN4 (F12)	V <sub>DD1.8</sub> (F13)
G	DAN7 (G1)	DAN6	DAN8 (G3)	DAN9 (G4)	DAN10	DAN11 ( G6 )	DDP11 (G7)	DDPO (G8)	DDP1 ( G9 )	D <u>D</u> P2 (G10)	DDP3 (G11)	DDP4 (G12)	GND (G13)
Н	DAPO	DAP1	DAP2	DAP3	DAP4	DAP5	DDN10	DDN5	DDN6	DDN7 (H10)	DDN8 (H11)	DDN9 (H12)	DATACLKN
J	DAN0	DAN1	DAN2	DAN3	DAN4	DAN5	DDP10	DDP5	DDP6 ( J9 )	DDP7 (J10)	DDP8 (J11)	DDP9 (J12)	DATACLKP
К	DBP11 (K1)	DBP10 (K2)	DBP9 ((K3))	DBP8	DBP3	DBP1	DCP10 (K7)	DCP8 ( K8 )	DCP3	DCP2 (K10)	DCP1 (K11)	DCN0 (K12)	DELAY
L	DBN11 (L1)	DBN10	DBN9 (_L3_)	DBN8	DBN3 ( L5 )	DBN1	DCN10	DCN8 (_L8_)	DCN3 ( L9 )	DCN2 (L10)	D <u>C</u> N1 (L11)	DCP0 (L12)	
М	DBP7	DBP6	DBP5	DBP4	DBP2	DBP0	DCP11 (M7)	DCP9	DCP7 (M9)	DCP6	DCP5	DCP4 (M12)	(M13)
N	DBN7 (N1)	DBN6	DBN5	DBN4	DBN2 (N5)	DBN0	DCN11 (N7)	DCN9 ()	DCN7 ()	DCN6	DCN5 (N11)	DCN4 (N12)	S0 (N13)

The MAX19693 is packaged in a compact 11mm x 11mm, 169 CSBGA (package code X16911-1 (leaded) or X16911+1 (lead-free)). Ball pitch is 0.8mm.

# **Package Information**

For the latest package outline information and land patterns, go to <u>www.maxim-ic.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

