### **Precision HV Capable ID Detector**

#### **General Description**

The MAX20330A is an ID detection IC that detects the ID resistor values when it is enabled. The device automatically adjusts the detection current to check the wide range of the ID resistor values while keeping the average supply current low.

The MAX20330A supports the factory mode for direct system or battery current measurement. The device protects the internal supply from the overvoltage on ID pin up to 40V.

The device is available in an 8-bump (0.35mm pitch, 1.77mm x 1.03mm) wafer-level package (WLP) and operates over the -40°C to +85°C extended temperature range.

#### **Applications**

- Smart Phones
- Tablet PCs
- E-Readers

#### **Benefits and Features**

- Protects Battery Connected Modules with Minimum Power Consumption
  - Ultra-Low Shutdown Current: 2.8µA (Typ)
  - Ultra-Low ID Detection Current: 2µA (Typ)
- Flexible ID Detection and Support
  - · Automatic and Manual ID Value Detection
  - Factory Mode Detection
  - Automatic Device Detection and Interrupt
- ID Overvoltage Protection
  - Blocking High-Voltage Input
- Provides Premium Security in System Reliability
  High Input Voltage Tolerant
  - Thermal Shutdown Protection
- Space Saving
  - 8-Bump, 0.35mm Pitch, 1.77mm x 1.03mm WLP

Ordering Information appears at end of data sheet.



#### Precision HV Capable ID Detector

#### **Absolute Maximum Ratings**

(All voltages referenced to GND.)	
ID, EN, PCON to GND	0.3V to +40V
SDA, SCL, INT, V <sub>CC</sub> to GND	0.3V to +6V
Continuous Current into all pins	±0.1A
Continuous Power Dissipation (T <sub>A</sub> = +70°C)	
WLP (derate 10.9mW/°C above +70°C)	872mW

Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### Package Thermal Characteristics (Note 1)

#### WLP

Junction-to-Ambient Thermal Resistance (0JA) .....91.72°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

#### **Electrical Characteristics**

(V<sub>CC</sub> = 2.6V to 5.5V,  $T_A$  = -40°C to +85°C, unless otherwise noted. Typical values are at V<sub>CC</sub> = 3.3V,  $T_A$  = +25°C) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
V <sub>CC</sub>	•					·
V <sub>CC</sub> Voltage Range	V <sub>CC</sub>		2.6	3.3	5.5	V
V <sub>CC</sub> Supply Current	Icc	V <sub>CC</sub> = 4.2V, I <sub>SRC</sub> = 0mA , manual detection mode, ENb = 0		130	200	μA
V <sub>CC</sub> Shutdown Current	ICC_SHDN	V <sub>CC</sub> = 4.2V, ENb = 1		2.8	5	μA
ID Current Source	•					·
Current Source Accuracy			-5		+5	%
Current Source Open Voltage		ISRC = 2µA			2	V
				2		
				6		1
Current Source	. L.			18		μA
	I <sub>ID</sub>			54		]
				162		
				2.5		mA
Average Current Source	I <sub>ID_AVG</sub>	162µA max current , IS_PERIOD ≥ 130x, ISRC_MAN = 0			2	μA
PCON			•			<u>.</u>
Open-Drain Voltage					36	V
Output Low Voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 10mA		0.1	0.2	V
Leakage Current	ILEAK	Open-drain, PCON < ID + 7V			1	μA

### Precision HV Capable ID Detector

#### **Electrical Characteristics (continued)**

(V<sub>CC</sub> = 2.6V to 5.5V,  $T_A$  = -40°C to +85°C, unless otherwise noted. Typical values are at V<sub>CC</sub> = 3.3V,  $T_A$  = +25°C) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	ΤΥΡ ΜΑ	
ADC					ŀ
Resolution				8	Bit
Voltage Step				5.9	mV
Full-Scale Error			-2	+2	. %
Noise Filtering				100	μs
Full Scale				1.5	V
DIGITAL SIGNALS (SDA, SO	CL, INT)				
Output Low Voltage	V <sub>OL</sub>	V <sub>IO</sub> = 3.3V, I <sub>SINK</sub> = 3mA		0.4	t V
Leakage Current		V <sub>IO</sub> = 2.6V, open-drain		1	μA
Input Logic-High	VIH		1.4		V
Input Logic-Low	VIL			0.4	l V
Input Leakage Current		V <sub>IN</sub> = 0V, V <sub>IN</sub> = 2.6V	-1	+1	μA
DIGITAL SIGNAL (EN)	•				
EN Logic-Low		With respect to V <sub>CC</sub>		55	%V <sub>CC</sub>
EN Hysteresis				20	%V <sub>CC</sub>
Input Leakage Current	I <sub>IN</sub>	V <sub>IN</sub> = 0V, V <sub>IN</sub> = 2.6V	-1	+1	μA
TIMING CHARACTERISTICS	S (Note 3)				
ID Current Source On Time	tIS_TDET		Pr	ogrammable	ms
ID Current Source Off Period Time	tis_period	ID off to ID turn on	Pr	ogrammable	ms
EN Debounce Time				100	ms
Programmable Time Accuracy			-10	+1	D %
l <sup>2</sup> C Maximum Clock Frequency				400	kHz
THERMAL PROTECTION	1		I .		I
Thermal Shutdown				125	°C
Thermal Shutdown Hysteresis				20	°C


**Note 2:** All devices are 100% production tested at T<sub>A</sub> = +25°C. Specifications over the operating temperature range are guaranteed by design.

Note 3: All timing characteristics are measured using 20% and 80% level unless otherwise specified.


## Precision HV Capable ID Detector

#### **Typical Operating Characteristics**

(V<sub>CC</sub> = 4.2V,  $T_A$  = +25°C, unless otherwise noted.)



### **Bump Configuration**




#### **Bump Description**

BUMP	NAME	FUNCTION
A1	PCON	External P-FET Control. Open-drain, high-voltage to drive an external, back-to-back open-drain in factory mode.
A2	EN	Active-Low Enable ID Detection
A3	GND	Ground
A4	SDA	I <sup>2</sup> C Data Line. Connect SDA to an external pullup resistor.
B1	ID	ID of USB Connector. For proper ESD and surge protection, place the external TVS on ID.
B2	V <sub>CC</sub>	Supply for the I <sup>2</sup> C Digital Block. Bypass $V_{CC}$ to ground with a 0.1µF capacitor as close to the device as possible.
B3	INT	Interrupt Output.
B4	SCL	I <sup>2</sup> C Clock Line. Connect SCL to an external pullup resistor.

# Precision HV Capable ID Detector

# **Functional Diagram**



### Table 1. Register Map

ADDRESS	NAME	TYPE	DEFAULT	DESCRIPTION
0x00	CHIP ID	Read Only	0x80	Device ID Register
0x01	CONTROL 1	RW	0x6A	System Control 1
0x02	STATUS	Read Only	0x00	Status Register
0x03	INTERRUPT	Clear on Read	0x00	Interrupt Register
0x04	MASK	RW	0xFF	Mask Register
0x06	I_SRC	RW	0x03	Current Source Threshold
0x07	I_SRC_TMR	RW	0x13	Current Source On Timer
0x08	CONTROL 2	RW	0x0C	System Control 2
0x09	PCON CTRL	RW	0x00	PCON Control
0x0A	ACCDET_REF	RW	0x6E	Accessory Detection Threshold
0x0B	ISRC_ADC	Read Only	0x00	Current Source Output
0x0D	FM_I_SET	RW	0x02	Factory Mode
0x0E	FM_HI_LIM	RW	0xAF	Factory Mode High Limit
0x0F	FM_LO_LIM	RW	0x82	Factory Mode Low Limit

# Precision HV Capable ID Detector

### Table 2. Detailed Register Map

CHIP ID 0x00 (Read Only)	)							
BIT	7	6	5	4	3	2	1	0
BIT NAME		CHIF	P_ID			CHIP	_REV	
Reset Value	1	0	0	0	0	0	0	0
Description	Chip ID and	Revision						
CONTROL 1 0x01 (Read/	Write)							
BIT	7	6	5	4	3	2	1	0
BIT NAME	RFU	EN_IS	CZC	RFU	RFU	RFU	FM_ENb	ENb
Reset Value	0	1	1	0	1	0	1	0
RFU	Reserved for	or future use				^ 		
EN_IS	0 = I_SRC	urce (I_SRC) disabled enabled (defa						
CZC	0 = CZC dis	Zero-Crossing sabled abled (defaul						
FM_ENb	Factory Mode Active-Low Enable 0 = FM is enabled 1 = FM is disabled (default)							
ENb	0 = device i	ve-Low Enabl is in active mo is in sleep mo	de (default)					

# Precision HV Capable ID Detector

STATUS 0x02 (Read 0	Only)								
BIT	7	6	5	4	3	2	1	0	
BIT NAME	VIN_OK	ZCS	EOC	TP_OUT	ACC_DET	THERM_ SHDN	ID_OVLO	OVLO_ ENb	
Reset Value	0	0	0	0	0	0	0	0	
VIN_OK	VIN (ID) is a 0 = ID is belo 1 = ID is abo	ow 2.7V	yp) in factory	/ mode					
ZCS	Zero-Crossir 0 = no ZC 1 = ZC in las		v valid when	CZC = 1)					
EOC	0 = no conve	End of ADC Conversion 0 = no conversion since last read 1 = new ADC data since last read							
TP_OUT	Timer Period 0 = timer per 1 = timer per	iod not expi	red						
ACC_DET	Accessory D 0 = no chang 1 = accesso	je	tus						
THERM_SHDN	Thermal Shu 0 = no therm 1 = thermal s	al shutdowr	I						
ID_OVLO	0 = ID not ov	ID Overvoltage 0 = ID not overvoltage 1 = ID overvoltage (2V typ)							
OVLO_ENb	$\overline{EN}$ Pin Statu 0 = $\overline{EN}$ pin d 1 = $\overline{EN}$ pin e	isabled (hig							

# Precision HV Capable ID Detector

INTERRUPT 0x03 (Clear on Read)									
BIT	7	6	5	4	3	2	1	0	
BIT NAME	VIN_OKi	ZCSi	EOCi	TP_OUTi	ACC_ DETi	THERM_ SHDNi	ID_OVLOi	OVLO_ ENbi	
Reset Value	0	0	0	0	0	0	0	0	
VIN_OKi		bove 2.7V in not occurred							
ZCSi	ZCS Flag in 0 = interrupt 1 = interrupt	not occurred	1						
EOCi	ADC EOC interrupt 0 = interrupt not occurred 1 = interrupt occurred								
TP_OUTi		d OUT interru not occurred							
ACC_DETi		Detection inte not occurred							
THERM_SHDNi		utdown interr not occurred							
ID_OVLOi	ID OVLO interrupt 0 = interrupt not occurred 1 = interrupt occurred								
OVLO_ENbi	EN pin inter 0 = interrupt 1 = interrupt	not occurred	1						

# Precision HV Capable ID Detector

MASK 0x04 (Read/Write	te)							
BIT	7	6	5	4	3	2	1	0
BIT NAME	VIN_OKm	ZCSm	EOCm	TP_ OUTm	ACC_ DETm	THERM_ SHDNm	ID_ OVLOm	OVLO_ ENbm
Reset Value	1	1	1	1	1	1	1	1
VIN_OKm	VIN (ID) is a 0 = not masł 1 = masked		iterrupt					
ZCSm	ZCS interrup 0 = not mask 1 = masked							
EOCm	ADC EOC in 0 = not mask 1 = masked							
TP_OUTm	Timer Perioc 0 = not masł 1 = masked		upt					
ACC_DETm	Accessory D 0 = not masł 1 = masked		errupt					
THERM_SHDNm	Thermal Shu 0 = not masł 1 = masked		upt					
ID_OVLOm		ID OVLO interrupt 0 = not masked 1 = masked						
OVLO_ENbm	EN pin interr 0 = not masł 1 = masked							

# Precision HV Capable ID Detector

I_SRC 0x06 (Read/V	Vrite)							
BIT	7	6	5	4	3	2	1	0
BIT NAME	RFU		I_SRC_MON		RFU		I_SRC_SET	
Reset Value	0	0	0	0	0	0	1	1
RFU	Reserved for	r future use	9.					
I_SRC_MON (Read Only)	Current sou 000 = off 001 = 2µA 010 = 6µA 011 = 18µA 100 = 54µA 101 = 162µ/ 110 = 2500µ 111 = reserv	A IA						
I_SRC_SET		e, it is the r node, it is th (default) A	naximum currer		t. Above this v	value, the au	to ID detectior	ı is skipped.

I_SRC_TMR 0x07 (Read			1	1	1		1			
BIT	7	6	5	4	3	2	1	0		
BIT NAME	RF	RFU IS_PERIOD IS_INIT_ IS_TE								
Reset Value	0	0	0	1	0	0	1	1		
RFU	Reserved fo	Reserved for future use.								
IS_PERIOD	00 = 4x	01 = 130x (default) 10 = 250x								
IS_INIT_SET	0 = use IS_F 1 = use IS_F	Set the initial value different from IS_PERIOD and IS_TDET for the ID detection auto-mode 0 = use IS_PERIOD and IS_TDET for the initial check ( $2\mu$ A) (default) 1 = use IS_PERIOD = 00 and IS_TDET = 101 as the initial value. If the current source needs to increase, then use the programmed IS_PERIOD and IS_TDET value for the current source larger than $2\mu$ A.								
IS_TDET	Current sour 000 = 2500µ 001 = 3500µ 010 = 4000µ 011 = 10000 100 = 40000 110 = 40000 111 = 1sec	is is μs (default) μs ομs	or detection							
CONTROL2 0x08 (Read	l/Write)									
BIT	7	6	5	4	3	2	1	0		
BIT NAME	RFU	RFU	RFU	RFU	AUT_ISF	RC SCL	ISRC_MAN	ISRC_ST		
Reset Value	0	0	0	0	1	1	0	0		
RFU	Reserved fo	r future use.	I		I					
AUT_ISRC_SCL	Automatic so 00 = 10% of 01 = 20% of 10 = 30% of 11 = 30% of	full ADC sca full ADC sca full ADC sca	ale ale	ection referen	ice					
ISRC_MAN		ic scaling for detection wh	detection wh		(default) on I_SRC and	ISRC_TMR	register values	s (register		
ISRC_ST	0 = disable (	default)	tart and ADC		The bit is clea	ared after one	e impedance c	letection.		

PCON CTRL 0x09 (R	7	6	5	4	3	2	1	0
		0	5	4	-	2	PCON	-
BIT NAME	RFU	RFU	RFU	RFU	PCON_ RDY	RFU	EN	PCON_ MAN
Reset Value	0	0	0	0	0	0	0	0
RFU	Reserved for	or future use						
PCON_RDY (Read Only)	turned on if 0 = PCON c	PCON output is ready to be on as ADC value is within factory mode range. The PCON output will be turned on if the next immediate ADC value is 0xFF with 150µA. 0 = PCON output is disabled 1 = PCON output is ready						
PCON_EN	0 = output is	Open-drain output for the external P-FET control output enable in manual mode 0 = output is disabled (output is hi-Z) (default) 1 = output is enabled (output is active low)						
PCON_MAN	0 = PCON 0	PCON output manual control 0 = PCON output is controlled by the automatic factory mode (default) 1 = PCON output is controlled by the PCON_EN bit						
ACCDET_REF 0x0A	(Read/Write)							
BIT	7	6	5	4	3	2	1	0
BIT NAME		ACC_DET_TH						
Reset Value	0	1	1	0	1	1	1	0
ACC_DET_TH		Accessory Detection Threshold Accessory is detected (ACC_DET = 1) if ADC_1 (0x0B) final reading is lower than ACC_DET_TH						
ISRC_ADC 0x0B (Re	ad Only)			. <u> </u>				<u>.</u>
BIT	7	6	5	4	3	2	1	0
BIT NAME		ADC_1						
Reset Value	0	0	0	0	0	0	0	0
ADC_1		ID ADC reading: 0V to 1.5V Voltage step 5.9mV (typ)						
FM_I_SET 0x0D (Rea	id/Write)							
BIT	7	6	5	4	3	2	1	0
BIT NAME	RFU FIS					•		
Reset Value	0	0	0	0	0	0	1	0
FIS	The current source set for the factory mode resistor value. 000 = off (no factory mode) $001 = 2\mu A$ $010 = 6\mu A (default)$ $011 = 18\mu A$ $100 = 54\mu A$ $101 = 162\mu A$ $110 = 2500\mu A$ 111 = off (no factory mode)							

## Precision HV Capable ID Detector




Figure 1. Current Source On-Time Timing Diagram (IS\_INIT\_SET = 0)

#### Precision HV Capable ID Detector

#### **Detailed Description**

The MAX20330A is a universal ID detection IC that detects the ID resistor values when it is enabled. The device automatically adjusts the detection current to check the wide range of the ID resistor values while keeping the average supply current low. The device can be used in many different applications such as accessory detection, secure factory mode, connector wet detection, etc.

#### EN pin and ENb Bit

The MAX20330A is enabled by  $\overline{EN}$  pin and ENb bit. ENb bit is defaulted to 0. The ID check is enabled when  $\overline{EN}$  goes low after debounce time (100ms, typ).

All the registers are reset to default values when the device enters shutdown.

EN (pin)	ENb (l <sup>2</sup> C)	STATUS
1	0	Shutdown
1	1	Shutdown
0	0	Active
0	1	Shutdown

#### 36VDC (40V Abs Max) Withstanding

The MAX20330A can withstand the DC voltage up to 40V on ID pin. If 40V input is expected, it is recommended to use the external TVS that clamps the surge to 40V or below.

#### **Factory Mode**

When the MAX20330A determines that the final ADC value is within the range of the factory resistor value in the preset I<sup>2</sup>C registers, it enables the factory mode check. The factory mode can be enabled or disabled by the I<sup>2</sup>C register bit FM\_ENb.

The factory mode starts when the MAX20330A finds the ADC resistor value is within the factory resistor value range. Then the device must find out that the ID pin is biased with the voltage higher than 2.7V (typ). The factory ID resistor must be present for at least the total period equals to the sum of 2xIS\_TDET and IS\_PERIOD. There is no limit how long the resistor can be present until the ID is biased by the factory mode power supply. The factory

mode is cancelled either the ID resistor changes prior to the presence of the factory mode power supply presence or removing of the factory bias voltage. Also set ENb bit in I<sup>2</sup>C register high cancels the factory mode.

#### **3.5mm Moisture Detection Application**

The MAX20330A can be used to determine the faulty insertion of the jack due to a wrong impedance detection of the connector by moisture intrusion. The ACC\_DET interrupt can be used to identify the valid accessory insertion and disconnect detection of the accessory.

The accessory detection threshold can be adjusted for issuing the proper accessory detection interrupt based on a valid jack impedance.

#### **Thermal Shutdown**

Thermal shutdown circuitry protects the devices from overheating. When the junction temperature exceeds  $+125^{\circ}C$  (typ), the THERM\_SHDN bit and interrupt are on.

#### **Application Information**

#### I<sup>2</sup>C Interface

When in I<sup>2</sup>C mode, the MAX20330A operates as a slave device that sends and receives data through an I<sup>2</sup>Ccompatible 2-wire interface. The interface uses a serial data line (SDA) and a serial clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). A master (typically a microcontroller) initiates all data transfers to and from the MAX20330A and generates the SCL clock that synchronizes the data transfer. The SDA line operates as both an input and an open-drain output. A pullup resistor is required on SDA. The SCL line operates only as an input. A pullup resistor is required on SCL if there are multiple masters on the 2-wire interface, or if the master in a single-master system has an opendrain SCL output. Each transmission consists of a START condition sent by a master, followed by the MAX20330A 7-bit slave address plus  $R/\overline{W}$  bit, a register address byte, one or more data bytes, and finally a STOP condition (Figure 2).

#### Precision HV Capable ID Detector

#### **Start and Stop Conditions**

Both SCL and SDA remain high when the interface is not busy. A master signals the beginning of a transmission with a START (S) condition by transitioning SDA from high to low while SCL is high (Figure 3). When the master has finished communicating with the slave, it issues a STOP (P) condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission.

#### **Bit Transfer**

One data bit is transferred during each clock pulse (Figure 4). The data on SDA must remain stable while SCL is high. Changes in SDA while SCK is high and stable are considered control signals (see <u>Start and Stop</u> <u>Conditions</u>).




Figure 2. I<sup>2</sup>C Interface Timing Details




Figure 3. Start and Stop Conditions




Figure 4. Bit Transfer

#### Acknowledge

The acknowledge bit is a clocked 9th bit (Figure 5), which the recipient uses to handshake receipt of each byte of data. Thus, each byte transferred effectively requires 9 bits. The master generates the 9<sup>th</sup> clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse. The SDA line is stable low during the high period of the clock pulse. When the master is transmitting to the MAX20330A, it generates the acknowledge bit because the device is the recipient. When the device is transmitting to the master, the master generates the acknowledge bit because the master is the recipient. If the device did not pull SDA low, a not acknowledge is indicated.

#### **Slave Address**

The MAX20330A features a 7-bit slave address: 1010 111. The bit following a 7-bit slave address is the  $R/\overline{W}$  bit, which is low for a write command and high for a read command.

#### **Bus Reset**

The MAX20330A resets the bus with the I<sup>2</sup>C start condition for reads. When the  $R/\overline{W}$  bit is set to 1, the device transmits data to the master, thus the master is reading from the device.

#### **Format for Writing**

A write to the MAX20330A comprises the transmission of the slave address with the R/ $\overline{W}$  bit set to zero, followed by at least 1 byte of information. The first byte of information is the register address or command byte. The register address determines which register of the device is to be written by the next byte, if received. If a STOP (P) condition is detected after the register address is received, then the device takes no further action beyond storing the register address. Any bytes received after the register address are data bytes. The first data byte goes into the register selected by the register address and subsequent data bytes go into subsequent registers (Figure 6). If multiple data bytes are transmitted before a STOP condition, these bytes are stored in subsequent registers because the register addresses autoincrement (Figure 7).




Figure 5. Acknowledge




Figure 6. Format for I<sup>2</sup>C Write

#### Precision HV Capable ID Detector

#### **Format for Reading**

The MAX20330A is read using the internally stored register address as an address pointer, the same way the stored register address is used as an address pointer for a write. The pointer autoincrements after each data byte is read using the same rules as for a write. Thus, a read is initiated by first configuring the register address by performing a write (Figure 8). The master can now read consecutive bytes from the device, with the first data byte being read from the register addressed pointed by the previously written register address (Figure 9). Once the master sounds a NACK, the MAX20330A stops sending valid data.




Figure 7. Format for Writing to Multiple Registers




Figure 8. Format for Reads (Repeated Start)

# Precision HV Capable ID Detector






Figure 9. Format for Reading Multiple Registers

# **Typical Application Circuits**



#### Precision HV Capable ID Detector



#### **Typical Application Circuits (continued)**

#### **Ordering Information**

PART	TOP	TEMP	PIN-	
	MARK	RANGE	PACKAGE	
MAX20330AEWA+T	СВ	-40°C TO +85°C	8 WLP	

+ Denotes lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

#### **Chip Information**

PROCESS: BICMOS

#### **Package Information**

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
8 WLP	W81B1+1	<u>21-100229</u>	Refer to Application Note 1891