General Description

The MAX20412 is a dual-output, high-efficiency, synchronous step-down controller IC that operates with a 3.0V to 5.5V input voltage range and provides a 0.25V to 1.275V output voltage range. The controller architecture enables up to 30A of load current per phase. Channel one has an option to operate with two phases to deliver higher load current, making this device ideal for automotive point-ofload (PoL) and post-regulation applications.

The IC achieves ±2% output error over load, line, and temperature ranges. The IC features a 2.2MHz/1.1MHz fixed-frequency PWM mode for better noise immunity and load-transient response, and a pulse-frequency modulation mode (skip) for increased efficiency during light-load operation. The 2.2MHz frequency operation allows the use of all-ceramic capacitors and minimizes external components. The programmable spread-spectrum frequency modulation minimizes radiated electromagnetic emissions.

The MAX20412 is offered with factory-preset output voltages (see the *[Selector Guide](#page-27-0)* for options). The I2C interface supports dynamic voltage adjustment with programmable slew rates for each channel. Other features include programmable soft-start, overcurrent, and overtemperature protections.

Applications

● Automotive

Benefits and Features

- 2-Channel, High-Efficiency DC-DC Controller in a Small Solution Size
	- 3.0V to 5.5V Operating Supply Voltage
	- OUT1 Supports 60A (with Two Phases)
	- OUT2 Supports 30A
- High-Precision Regulator for Applications Processors
	- ±2% Output-Voltage Accuracy
	- Differential Remote-Voltage Sensing
	- I2C-Controlled Output Voltage: 0.25V to 1.275V in 6.25mV Steps
	- Excellent Load-Transient Performance
	- Programmable Compensation
- Low-Noise Features Reduce EMI
	- 2.2MHz or 1.1MHz Operation
	- Spread-Spectrum Option
	- Frequency-Synchronization Input/Output
	- Current-Mode, Forced-PWM, and Skip Operation
- Robust for the Automotive Environment
	- Individual Enable Inputs and PGOOD Outputs
	- Low R_{DS(ON)} External MOSFETs
	- Overtemperature and Short-Circuit Protection
	- 32-Pin (5mm x 5mm) TQFN with Exposed Pad
	- -40°C to +125°C Operating Temperature Range
	- AECQ-100 Qualified

[Ordering Information](#page-27-1) appears at end of data sheet.

OPTIONAL 2ND PHASE VSUP **MAX15492B** 4 x 10µF 0 VSUP **VDC** DH1 BST BST₁ 0.1 80nH 4 x 10µF GND VOUT1 DH 0.1 ⋒ LX1 80nH PWM PWM1X V_{OUT1} m DL1 LX 3.48kΩ $\frac{5V}{\sqrt{2}}$ 4.75kΩ 3.48kΩ **SKIP** 4 x 47µF DL CS1+ 4.75kΩ 15n CS1- RS1+ 15n CS1X+ 6 x 47µF RS1- VSUP **MAX20412** 4 x 10µF DH2 $VSUP$ PV, PV2 $\mathbf{0}$ 1µF BST₂ $\mathsf{+}$ EN1, EN2 80nH V_{OUT2} M PGND1, PGND2 LX2 2kΩ SCL, SDA 3.48kΩ /2 DL2 VSUP PV 4.75kΩ 10Ω $\underline{\perp}$ ^{1μF} GND CS2+ 15n CS2- SYNC 20kΩ RS2+ RS2- 6 x 47µF PG1, PG2 /2

Typical Operating Circuit

Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these *or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

Package Thermal Characteristics (Note 1)

32 TQFN

Junction-to-Ambient Thermal Resistance (θJA)36°C/W Junction-to-Case Thermal Resistance (θJC).................3°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to **www.maximintegrated.com/thermal-tutorial**.

Package Information

For the latest package outline information and land patterns (footprints), go to **www.maximintegrated.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Electrical Characteristics

(V_{PV} = V_{PV} = 5V, T_A = T_J = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C under normal conditions, unless otherwise noted.) (Note 2)

Electrical Characteristics (continued)

(V_{PV} = V_{PV} = 5V, T_A = T_J = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C under normal conditions, unless otherwise noted.) (Note 2)

Electrical Characteristics (continued)

(V_{PV} = V_{PV} = 5V, T_A = T_J = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C under normal conditions, unless otherwise noted.) (Note 2)

Electrical Characteristics (continued)

(V_{PV} = V_{PV} = 5V, T_A = T_J = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C under normal conditions, unless otherwise noted.) (Note 2)

Note 2: All units are 100% production tested at +25°C. All temperature limits are guaranteed by design. **Note 3:** $V_{CS_} = (V_{CS_+}) - (V_{CS_-})$.

Typical Operating Characteristics

 $(T_A = +25^{\circ}C,$ unless otherwise noted.)

Typical Operating Characteristics

 $(T_A = +25^{\circ}C,$ unless otherwise noted.)

10µs/div

Typical Operating Characteristics

 $(T_A = +25^{\circ}C,$ unless otherwise noted.)

10µs/div

MAX20412 TQFN (5mm x 5mm) TOP VIEW **+** DL2 D_{H2} LX2 EN2 DH₁ PV1 DL₁ LX1 SDA SCL CS1X+ ADDR PWM1X SYNC BST2 BST1 \geq EN1 GND $\frac{1}{16}$ $|21| |20| |19| |18| |17|$ 28 29 30 31 $\left| \overline{32} \right|$ $|1||2||3||4||5$ PV2 CS2- RS2- RS2+ 6 | 7 | 8 RS1+ RS1- CS1- $|24|$ $|23|$ $|22|$ PG1 CS1+ PGND1 25 26 27 CS2+ PGND2 $\overline{9}$ PG2 $\frac{1}{1}$ 15 $\frac{1}{1}$ - - -
 $\frac{1}{1}$ 14 $\begin{bmatrix} 1 & 1 \\ 1 & 3 \end{bmatrix}$ $\overline{12}$ $\overline{11}$ $EP = GND$ $\begin{bmatrix} 10 \\ -1 \end{bmatrix}$

Pin Configuration

Pin Description

Pin Description (continued)

Figure 1. Internal Block Diagram

Detailed Description

The MAX20412 is a dual-output, high-efficiency synchronous step-down controller IC that operates with a 3.0V to 5.5V input voltage range and provides a 0.25V to 1.275V output voltage range. The IC delivers up to 30A of load current per channel and achieves ±2% output error over load, line, and temperature ranges. The IC can operate as a 2-phase controller to deliver currents of up to 60A.

The PWM input forces the IC into either a 2.2MHz fixed-frequency PWM mode, or a low-power pulsefrequency modulation mode (skip). Optional spreadspectrum frequency modulation minimizes radiated electromagnetic emissions due to the switching frequency. The I2C-programmable synchronization I/O (SYNC) enables system synchronization.

The IC is offered with a factory-preset output voltage that is dynamically adjustable through the I2C interface. The output voltage can be set to any desired value between 0.25V and 1.275V.

Additional features include fixed power-good delay, adjustable soft-start and DVS rate, overcurrent, and overtemperature protections [\(Figure 1](#page-11-0)).

I2C Interface

The IC features an I²C, 2-wire serial interface consisting of a serial-data line (SDA) and a serial-clock line (SCL). SDA and SCL facilitate communication between the IC and the master at clock rates up to 3.4MHz. The master, typically a microcontroller, generates SCL and initiates data transfer on the bus. [Figure 2](#page-12-0) shows the 2-wire interface timing diagram.

A master device communicates to the IC by transmitting the proper address followed by the data word. Each transmit sequence is framed by a START (S) or Repeated START (Sr) condition and a STOP (P) condition. Each word transmitted over the bus is 8 bits long and is always followed by an acknowledge clock pulse.

The IC's SDA line operates as both an input and an open-drain output. A pullup resistor greater than 500Ω is required on the SDA bus. The IC's SCL line operates as an input only. A pullup resistor greater than $500Ω$ is required on SCL if there are multiple masters on the bus, or if the master in a single-master system has an open-drain SCL output. Series resistors in line with SDA and SCL are optional. The SDA and SCL inputs suppress noise spikes to assure proper device operation, even on a noisy bus.

Bit Transfer

One data bit is transferred during each SCL cycle. The data on SDA must remain stable during the high period of the SCL pulse. Changes in SDA while SCL is high are control signals (see the *[STOP and START Conditions](#page-13-0)* section). SDA and SCL idle high when the I²C bus is not busy.

Figure 2. I*2*C Timing Diagram

STOP and START Conditions

A master device initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA while SCL is high ([Figure 3](#page-13-1)). A START (S) condition from the master signals the beginning of a transmission to the device. The master terminates transmission, and frees the bus, by issuing a STOP (P) condition. The bus remains active if a Repeated START (Sr) condition is generated instead of a STOP condition.

The device recognizes a STOP condition at any point during data transmission, unless the STOP condition occurs in the same high pulse as a START condition.

Clock Stretching

In general, the clock-signal generation for the I²C bus is the responsibility of the master device. The I2C specification allows slow slave devices to alter the clock signal by holding down the clock line. The process in which a slave device holds down the clock line is typically called clock stretching. The MAX20412 IC does not use any form of clock stretching to hold down the clock line.

Figure 3. START, STOP, and Repeated START Conditions

I2C General Call Address

The IC does not implement the I2C specifications' "general call address." If the device sees the general call address (0b0000 0000), it does not issue an acknowledge.

Slave Address

Once the device is enabled, the I2C slave address is set by the ADDR pin [\(Table 1](#page-13-2)). Each output channel has a unique slave address. The address is defined as the 7 most significant bits (MSBs), followed by the R/W bit. Set the R/W bit to 1 to configure the IC to read mode. Set the R/W bit to 0 to configure the IC to write mode. The address is the first byte of information sent to the devices after the START condition.

ADDR PIN A6 A5 A4 A3 A2* A1* A0 WRITE READ 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0x70 | 0x71 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0x72 | 0x73 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0x74 | 0x75 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0x76 | 0x77 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0x78 | 0x79 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0x7A | 0x7B

Table 1. I2C Slave Addresses

Acknowledge

The acknowledge bit (ACK) is a clocked 9th bit that the device uses to handshake receipt each byte of data [\(Figure 4\)](#page-14-0). The device pulls down SDA during the mastergenerated 9th clock pulse. The SDA line must remain stable and low during the high period of the acknowledge clock pulse. Monitoring ACK allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master can reattempt communication.

Write Data Format

A write to the device includes transmission of a START condition, the slave address with the write bit set to 0, one byte of data to the register address, one byte of data to the command register, and a STOP condition. [Figure 5](#page-14-1) illustrates the proper format for one frame.

Read Data Format

A read from the device includes transmission of a START condition, the slave address with the write bit set to 0, one byte of data to the register address, a restart condition, the slave address with the read bit set to 1, one byte of data to the command register, and a STOP condition. [Figure 5](#page-14-1) illustrates the proper format for one frame.

Figure 4. Acknowledge Condition

Figure 5. Data Format of I*2*C Interface

Figure 6. Write Byte Format

Writing to a Single Register

[Figure 6](#page-15-0) shows the protocol for the I2C master device to write one byte of data to the MAX20412. This protocol is the same as the SMBus specification's "write byte" protocol.

The "write byte" protocol is as follows:

- 1) The master sends a START command (S).
- 2) The master sends the 7-bit slave address followed by a write bit ($R/\overline{W} = 0$).
- 3) The addressed slave asserts an acknowledge (A) by pulling SDA low.
- 4) The master sends an 8-bit register pointer.
- 5) The slave acknowledges the register pointer.
- 6) The master sends a data byte.
- 7) The slave updates with the new data.
- 8) The slave acknowledges or not acknowledges the data byte. The next rising edge on SDA loads the data byte into its target register and the data becomes active.
- 9) The master sends a STOP condition (P) or a Repeated START condition (Sr).

Writing Multiple Bytes Using Register Data Pairs

[Figure 7](#page-16-0) shows the protocol for the I2C master device to write multiple bytes to the MAX20412 using registerdata pairs. This protocol allows the I2C master device to address the slave only once and then send data to

multiple registers in a random order. Registers can be written continuously until the master issues a STOP condition.

The "writing multiple bytes using register-data pairs" protocol is not supported by the RTC functional block.

The "multiple byte register-data pair" protocol is as follows:

- 1) The master sends a START command.
- 2) The master sends the 7-bit slave address followed by a write bit.
- 3) The addressed slave asserts an acknowledge by pulling SDA low.
- 4) The master sends an 8-bit register pointer.
- 5) The slave acknowledges the register pointer.
- 6) The master sends a data byte.
- 7) The slave acknowledges the data byte. The next rising edge on SDA loads the data byte into its target register and the data becomes active.
- 8) Steps 4–7 are repeated as many times as the master requires.
- 9) The master sends a STOP condition. During the rising edge of the stop-related SDA edge, the data byte that was previously written is loaded into the target register and becomes active.

Figure 7. Write Register-Data-Pair Format

Table 2. Register Map

Note: Both outputs have an identical register set, as defined below. They are accessed individually by using each channel's unique I2C address. Each channel has the same register set accessed through their individual I²C address (see [Table 1\)](#page-13-2).

Table 3. Identification Register (ID, 0x00)

Table 4. Maximum Voltage-Settings Registers (VIDMAX, 0x02)

Table 5. Configuration Register (CONFIG2, 0x03)

Table 6. Status Register (STATUS, 0x04)

Table 7. Configuration Register (CONFIG, 0x05)

Table 8. Slew-Rate Register (SLEW, 0x06)

Note: Falling DVS and power-down slew rate is -0.875mV/us.

Table 9. Output-Voltage Register (VID, 0x07)

Table 10. VID Output-Voltage Selection

Table 11. Compensation Register (COMP, 0x08)

PG Output

The IC features an open-drain PGOOD output that asserts when the output voltage is between the PG_UV and PG_OV thresholds. PG_ is asserted after the powergood active-timeout period. An additional 220μs (typ) PG_ delay exists following soft-start or DVS slewing. PG_ is deasserted after a UV/OV propagation delay if the output voltage is outside the PG_ UV/OV thresholds. Connect PG to a pullup supply with a 20kΩ resistor.

Soft-Start

The IC includes a programmable soft-start rate. Soft-start limits startup inrush current by forcing the output voltage to ramp up towards its regulation point.

Dynamic Voltage Scaling

The step-down regulators feature dynamic voltage scaling (DVS) to allow loads to margin their supply voltage. DVS registers for OUT1 and OUT2 are programmed with VID[6:0]. The slew rate during DVS is adjustable with $SR[3:0]$ (see [Table 8](#page-20-0)). The PG comparator is masked to prevent false PG_ interrupts during the DVS period. I2C DVS commands should only be issued when the output voltage is no longer slewing and is in a stable state.

Shutdown

During shutdown, the output voltage is ramped down at the 0.875mV/µs slew rate. The CS- pulldown is enabled as needed to assist in the ramp down. When powering down in skip mode under light load, the falling ramp may be based on the RC discharge curve based on C_{OUT} and the $5Ω$ pulldown resistance.

Spread-Spectrum Option

The IC features spread-spectrum (SS) operation by varying the internal operating frequency down by 3%, relative to the internally generated operating frequency of 2.2MHz (typ). This function does not apply to external sync.

Synchronization (SYNC)

SYNC is an I2C-programmable I/O. When configured as an input and the FPWM bit $= 0$, driving SYNC low or unconnected places the converter in skip mode. Forcing SYNC logic-high places the IC in forced-PWM (FPWM) mode. Input triggering on the rising edge or falling edge is determined by the setting of registers SO[1:0], see [Table 7.](#page-19-0) When SO[1:0] = 2, SYNC is configured as an output. The output clock is 180° outof-phase with the internal clock.

Current-Limit/Short-Circuit Protection

The current-limit circuit uses differential current-sense inputs (CS_+ and CS_-) to limit the peak inductor current. If the magnitude of the current-sense signal exceeds the current-limit threshold (VLIM = $45mV$ (typ)), the PWM controller turns off the high-side MOSFET.

The high side turns on again once the inductor current drops below the valley current limit. The actual maximum load current is less than the peak current-limit threshold by an amount equal to half the inductor ripple current. Therefore, the maximum load capability is a function of the current-sense resistance, inductor value, switching frequency, and duty cycle ($V_{\text{OUT}}/V_{\text{IN}}$). See [Figure 8](#page-24-0) for current-sense configurations.

If the inductor current exceeds the maximum current limit programmed at CS_+ and CS_-, the respective driver turns off. In an overcurrent mode, this results in shorter and shorter high-side pulses. A hard short results in a minimum on-time pulse every clock cycle. During a hard short, the IC turns off and repeats soft-start every 4ms (at 2.2MHz switching frequency) until the short is removed. For an example, see the short-circuit (PWM mode) waveform (TOC20) in the*[Typical Operating Characteristics](#page-8-0)* section.

PWM/Skip Modes

The IC features a SYNC input that puts both converters either in skip mode or forced-PWM mode of operation. See the *[Pin Description](#page-9-0)* table for mode details. In PWM mode of operation, the converter switches at a constant frequency with variable on-time. In skip mode of operation, the converter's switching frequency is load-dependent until the output load reaches a certain threshold. At higher load current, the switching frequency does not change and the operating mode is similar to the PWM mode. Skip mode helps improve efficiency in lightload applications by allowing the converter to turn on the high-side switch only when the output voltage falls below a set threshold. As such, the converter does not switch MOSFETs on and off as often is the case in PWM mode. Consequently, the gate charge and switching losses are much lower in skip mode. VID updates while the IC is in skip mode are delayed until the next LX_ switching pulse, which is load-dependent. If immediate VID update response is required, switch the IC to PWM mode when updating the VID.

Figure 8. Current-Sense Configurations

Dual-Phase Operation

With the addition of a MAX15492 gate-driver IC connected to PWM1X and CS1X+, OUT1 of the MAX20412 can support two phases to increase the output current by a factor of two. The same inductor, MOSFETs, and current-limit network must be used on both phases to ensure proper current balancing. A total of 200µF to 600µF of ceramic output capacitance is required per phase, depending on load-transient requirements.

Overtemperature Protection

Thermal-overload protection limits the total power dissipation in the IC. When the junction temperature exceeds +165°C (typ), an internal thermal sensor shuts down the internal bias regulator and the step-down controller, allowing the IC to cool. The thermal sensor turns on the IC again after the junction temperature cools by 15°C.

Lossless Inductor DCR Sensing

High-power applications that do not require highly accurate current-limit protection can reduce the overall power dissipation by connecting a series RC circuit across the inductor with an equivalent time constant

Equations 1:

$$
R_{\text{CSEQ}} = \left(\frac{R1}{R_1 + R_2}\right) R_{\text{DCR}}
$$

and:

$$
R_{DCR} = \frac{L}{C_{EQ}} \left(\frac{1}{R_1} + \frac{1}{R_2} \right)
$$

where R_{CSEQ} is the required current-sense resistor and R_{DCR} is the inductor's series DC resistance. Use the inductance and R_{DCR} values provided by the inductor manufacturer.

Carefully observe the PCB layout guidelines to ensure that noise and DC errors do not corrupt the differential current-sense signals seen by $CS +$ and $CS -$. Place the sense network close to the device with short, direct traces, making a Kelvin-sense connection to the current-sense network.

High-Side Gate-Drive Supply (BST1)

The high-side MOSFET is turned on by closing an internal switch between BST1 and DH1 and transferring the bootstrap capacitor's (at BST1) charge to the gate of the high-side MOSFET. This charge refreshes when the high-side MOSFET turns off and the LX1 voltage drops

down to ground potential, taking the negative terminal of the capacitor to the same potential. At this time, the bootstrap diode recharges the positive terminal of the bootstrap capacitor. The selected n-channel high-side MOSFET determines the appropriate boost-capacitance values (C_{BST} in the *[Typical Operating Circuit](#page-1-0)*) according to the following equation.

Equation 2:

$$
C_{\text{BST}_{-}} = \frac{Q_{\text{G}}}{\Delta V_{\text{BST1}}}
$$

where Q_G is the total gate charge of the high-side MOSFET and ΔV_{BST1} is the voltage variation allowed on the high-side MOSFET driver after turn-on. Choose ΔV_{BST1} such that the available gate-drive voltage is not significantly degraded (e.g., ΔV_{BST1} = 100mV to 300mV) when determining C_{BST}.

The boost capacitor should be a low-ESR ceramic capacitor. A minimum value of 100nF works in most cases. CBST2 is calculated using the same method described for C_{BST1} .

Applications Information

Input Capacitor

The input filter capacitor reduces peak currents drawn from the power source and reduces noise and voltage ripple on the input caused by the circuit's switching.

The input capacitor RMS current requirement (IRMS) is defined by the following equation. **Equation 3:**

$$
I_{RMS} = I_{LOAD(MAX)} \frac{\sqrt{V_{OUT}(V_{PV}} - V_{OUT})}{V_{PV}}
$$

IRMS has a maximum value when the input voltage equals twice the output voltage (V_{PV} = 2V_{OUT}), so $I_{RMS(MAX)}$ $= I_{\text{LOAD}(\text{MAX})}/2$.

Choose an input capacitor that exhibits less than +10°C self-heating temperature rise at the RMS input current for optimal long-term reliability.

The input-voltage ripple is comprised of ΔV_Q (caused by the capacitor discharge) and ΔV_{ESR} (caused by the ESR of the capacitor). Use low-ESR ceramic capacitors with high ripple-current capability at the input. Assume the contribution from the ESR and capacitor discharge equal to 50%. Calculate the input capacitance and ESR required for a specified input-voltage ripple using the following equations

MAX20412 Automotive Low-Voltage, 2-Channel Step-Down Controller

Equations 4:

$$
ESR_{IN} = \frac{\Delta V_{ESR}}{I_{OUT} + \frac{\Delta I_L}{2}}
$$

 $L = \frac{(VPV - VOUT) \times VOUT}{VPV - \times fSW \times L}$ $\Delta I_L = \frac{(V_{PV}}{V_{PV}} - \frac{V_{OUT}}{V_{SV}} \times V_{C}$

$$
\quad \text{and:} \quad
$$

where:

$$
C_{1N} = \frac{I_{OUT} \times D(1-D)}{\Delta V_Q \times f_{SW}}
$$

and:

$$
D = \frac{V_{OUT}}{V_{PV}}
$$

 I_{OUT} is the maximum output current, D is the duty cycle.

Inductor Selection

Three key inductor parameters must be specified for operation with the MAX20412: inductance value (L), inductor saturation current (I_{SAT}) , and DC resistance (R_{DCR}) . Use the following formula to determine the minimum inductor value:

Equation 5:

$$
L_{MIN} = 1.3 \times \left[\frac{(V_{PVMAX} - V_{OUT}) \times \left(\frac{V_{OUT}}{V_{PVMAX}}\right)}{f_{SW} \times I_{OUTMAX} \times K_{INDMAX}} \right]
$$

where f_{SW1} is the operating frequency and 1.3 is a coefficient that accounts for inductance initial precision. K_{INDMAX} is the maximum inductor current ripple. A good initial maximum inductor current ripple is 30% peak to peak $(K_{INDMAX} = 0.3)$.

For proper operation, the chosen inductor value must be ≥ L_{MIN}. The maximum inductor value recommended is twice the chosen value from the above formula.

MOSFET Selection

The gate drivers drive two external logic-level n-channel MOSFETs as the circuit switch elements. To choose these MOSFETs, the key selection parameters are:

- Drain-to-Source On-Resistance (R_{DS(ON)})
- Maximum Drain-to-Source Voltage (V_{DS(MAX)})
- Minimum Threshold Voltage (V_{TH(MIN)})
- Total Gate Charge (Q_G)
- Reverse Transfer Capacitance (C_{RSS})
- Power Dissipation

Both n-channel MOSFETs must be logic-level types with guaranteed on-resistance specifications at V_{GS} = 4.5V. The conduction losses at minimum input voltage should not exceed the MOSFET package thermal limits or violate the overall thermal budget. Also ensure that the conduction losses, plus switching losses at the maximum input voltage, do not exceed package ratings or violate the overall thermal budget. In particular, check that the dV/dt caused by DH turning on does not pull up the DL gate through its drain-to-gate capacitance. This is the most frequent cause of cross-conduction problems.

Gate-charge losses are dissipated by the driver and do not heat the MOSFET; therefore, the power dissipation in the IC due to drive losses must be checked. Both MOSFETs must be selected so that their total gate charge

is low enough; thus, P_V/V_{OUT} can power both drivers without overheating the IC.

Equation 6:

 $P_{DRIVE} = V_{OUT} \times (Q_{GTOTH} + Q_{GTOTL}) \times f_{SW1}$

Where Q_{GTOT} is the low-side MOSFET total gate charge and Q_{GTOTH} is the high-side MOSFET total gate charge. Select MOSFETs with a Q_G $_{\text{TOTAL}}$ of less than 15nC.

The n-channel MOSFETs must deliver the average current to the load and the peak current during switching. Dual MOSFETs in a single package can be an economical solution. To reduce switching noise for smaller MOSFETs, use a series resistor in the DH_ path and additional gate capacitance. Contact the factory for guidance using gate resistors.

Output Capacitor

Use low-ESR ceramic capacitors on the output. Other capacitor types should be verified with a gain and phase analysis. The MAX20412's programmable compensation (Table 11) allows a wide range of capacitor values to meet different requirements. A good starting point for selecting the value is with the formula. below. **Equation 7:**

$$
C(\mu F) = 10 \times \frac{I_{OUT}}{V_{OUT}}
$$

Selector Guide

For variants with different options, contact factory.

Ordering Information

Note: Insert the desired option suffix from the [Selector Guide](#page-27-0) into the blank.

/V Denotes an automotive-qualified part.

+Denotes a lead(Pb)-free/RoHS-compliant package.

**EP = Exposed pad.*