

MAX22196

Product Highlights

- Software Configurable
	- Eight Inputs Individually Configurable as Sink or Source
	- Type 1/3, Type 2, TTL and Hi-Z (HTL) Modes
	- Wide Resistor-Settable Accurate Input Current Ranging from 0.5mA to 6.75mA
	- Programmable Glitch Filters
	- Extensive Diagnostics (Supply Voltage Monitoring, Temperature Alarms, PCB Fault Alarms, Thermal Shutdown)
	- Optional 16-bit Down-Counter Mode per Input
	- Addressable or Daisy-Chain SPI to Reduce Isolation Channels
- Robust Solution
	- IEC 61000-4-2 ESD Airgap ±15kV and Contact ±8kV with Minimum 680Ω Pulse Resistor at Field Inputs
	- IEC 61000-4-5 Surge ±1.2kV/42Ω with Minimum 680Ω Pulse Resistor at Field Inputs
	- Cyclic Redundancy Check (CRC) Error Detection on SPI
	- -40°C to +125°C Operating Temperature
- Low-Power Dissipation
	- Operates from 8V to 36V Field Supply
	- Low-Supply Current 2mA Maximum
- Compact Solution
	- Integrated 5V, 20mA Linear Regulator
	- 2.5V to 5.5V Logic Interface
	- LED Driver Matrix or GPO Outputs
	- 5mm x 5mm 32-Pin TQFN Package

Key Applications

- Programmable Logic Controllers
- Factory Automation
- Process Control

The MAX22196 is an industrial octal digital input that translates eight industrial 24V or TTL level inputs to logic level outputs. The device has a serial interface allowing configuration and reading of serialized data through SPI.

The input channels are individually configurable as sinking (p-type) or sourcing (n-type) inputs. Current limiters on each digital input minimize power dissipation while ensuring compliance with the IEC 61131-2 standard. With a single current-setting resistor, the inputs are individually configurable for Type 1/3, Type 2, TTL or HTL (high-impedance 24V levels). The current sinks or sources can be individually disabled.

Every input channel has a programmable glitch/debounce filter, and every input channel has an optional 16-bit down-counter.

The MAX22196 can be powered from a field supply from 8V up to 36V for sink/source operation and has an integrated 5V linear regulator that can provide up to 20mA of load current.

Simplified Application Diagram

Pin Description

[Ordering Information](#page-59-0) appears at end of data sheet.

Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect any *device reliability.*

Package Information

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to *www.maximintegrated.com/thermal-tutorial*.

For the latest package outline information and land patterns (footprints), go to *www.maximintegrated.com/packages*. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Electrical Characteristics

(V₂₄ = +8V to +36V, V_L = +2.5V to +5.5V, V_A = +3.0V to +5.5V, T_A = -40°C to +125°C, unless otherwise noted. Typical values are at V_{24} = +24V, V_L = +3.3V, V_A = +5V, T_A = +25[°]C) (*[Note 1](#page-6-0)*)

(V₂₄ = +8V to +36V, V_L = +2.5V to +5.5V, V_A = +3.0V to +5.5V, T_A = -40°C to +125°C, unless otherwise noted. Typical values are at V_{24} = +24V, V_{L} = +3.3V, V_{A} = +5V, T_{A} = +25°C) (*[Note 1](#page-6-0)*)

(V₂₄ = +8V to +36V, V_L = +2.5V to +5.5V, V_A = +3.0V to +5.5V, T_A = -40°C to +125°C, unless otherwise noted. Typical values are at V_{24} = +24V, V_{L} = +3.3V, V_{A} = +5V, T_{A} = +25°C) (*[Note 1](#page-6-0)*)

(V₂₄ = +8V to +36V, V_L = +2.5V to +5.5V, V_A = +3.0V to +5.5V, T_A = -40°C to +125°C, unless otherwise noted. Typical values are at V24 = +24V, VL = +3.3V, VA = +5V, TA = +25°C) (*[Note 1](#page-6-0)*)

(V₂₄ = +8V to +36V, V_L = +2.5V to +5.5V, V_A = +3.0V to +5.5V, T_A = -40°C to +125°C, unless otherwise noted. Typical values are at V24 = +24V, VL = +3.3V, VA = +5V, TA = +25°C) (*[Note 1](#page-6-0)*)

Note 1: All devices are 100% production tested at $T_A = +25^{\circ}$ C. Specifications over temperature are guaranteed by design and characterization.

Note 2: All currents into the device are positive. All currents out of the device are negative.

Timing Diagram

Figure 1. SPI Timing Diagram

ESD Protection

 $(T_A = +25^{\circ}C)$

Typical Operating Characteristics

(V₂₄ = +24V, REGEN = GND, V_A = +5V, V_L = +3.3V, R_{REFDI} = 12kΩ, R_{IN} = 680Ω, V_{FIN} = voltage measured at the field side, V_{IN} = voltage measured at the pin, $T_A = +25^{\circ}$ C, unless otherwise noted.)

(V₂₄ = +24V, REGEN = GND, V_A = +5V, V_L = +3.3V, R_{REFDI} = 12kΩ, R_{IN} = 680Ω, V_{FIN} = voltage measured at the field side, V_{IN} = voltage measured at the pin, $T_A = +25^{\circ}C$, unless otherwise noted.)

(V₂₄ = +24V, REGEN = GND, V_A = +5V, V_L = +3.3V, R_{REFDI} = 12kΩ, R_{IN_} = 680Ω, V_{FIN_} = voltage measured at the field side, V_{IN_} = voltage measured at the pin, $T_A = +25^{\circ}C$, unless otherwise noted.)

Pin Configurations

Pin Descriptions

Functional Diagrams

Detailed Description

The MAX22196 senses the logic state of eight digital inputs. The voltages at the IN1 to IN8 input pins are compared against internal references to determine whether the field binary output sensor is on (logic 1) or off (logic 0). All eight inputs are simultaneously latched by the assertion of either $\overline{\text{LATCH}}$ or $\overline{\text{CS}}$, and the data made available in a serialized form through the SPI.

Each input can be individually configured for current sinking or sourcing, DI (high or low thresholds) or TTL thresholds. Digital input in source mode has the ability to supply current while in sink mode it has the ability to receive current. The ON state is a high voltage when the input channel is configured as a sinking input (SOURCE_ bit in the CNFG_ register = 0) or a low voltage when the input is configured as a sourcing input (SOURCE_ bit in the CNFG_ register = 1). The OFF state is a low voltage when the input channel is configured as a sinking input or a high voltage when the input is configured as a sourcing input.

The current sinks and sources can be turned off while the input comparator continues normal operation allowing 5V TTL operation, or 24V HTL operation with high-impedance inputs.

Placing a 12kΩ resistor between REFDI and GND and a 680Ω resistor between each field input and the corresponding IN_ pin ensures that the current at the ON and OFF trip points as well as the voltage at the trip points satisfy the requirements of IEC 61131-2 Type 1/3 or Type 2 digital inputs. The current sunk (or sourced) by each input pin rises linearly with input voltage until the level set by the current limiter is reached; any voltage increase beyond this point does not increase the input current. Current limiting ensures compliance with the IEC 61131-2 while significantly reducing power dissipation compared to traditional resistive inputs. The IEC 61131-2 digital input current and voltage requirements are shown in *[Figure 2](#page-16-0)*.

Type 1/3 digital input can be selected on a per channel basis by setting the two CURR_[1:0] bits in the CNFG_ register to 0b01 to select the 1x factor for the current set by the REFDI resistor, and setting HITHR_ bit in the CNFG_ register to 1 to select the higher voltage threshold at the input pin. Type 2 digital input can be selected on a per channel basis by setting the two CURR [1:0] bits in the CNFG_ register to 0b10. This configuration selects the 3x factor for the current set by the REFDI resistor. Hence, the HITHR bit in the CNFG register is set to 0 to select the lower voltage threshold as the 3x factor gives a higher input current causing a bigger voltage-drop across the input series resistor. See *[Table 1](#page-16-1)* for input mode configuration.

The current-setting resistor REFDI can be calculated using the following simplified equation:

$$
R_{REFDI} = \frac{M \times V_{REFDI}}{I_{IN_{-}}}
$$

Where V_{REFDI} = 0.61V (typical). Constant M is different based on the input mode configuration as shown in *[Table 2](#page-16-2)*. The minimum allowed REFDI resistor value is 12kΩ. If REFDI resistor is less than 12kΩ, the RFDIS bit in the FAULT2 register is asserted to indicate a short-circuit fault on the REFDI pin.

Figure 2. Switching Characteristics for IEC 61131-2 Type 1, 2, and 3 24VDC Digital Inputs

Table 1. Input Mode Configurations

X = Don't care.

Table 2. Simplified Scaling Factor of REFDI in Input Current Equation

Input Filters

The MAX22196 features a digital filter per channel to reduce glitches and noise at the input, making an analog RC filter unnecessary. Capacitors should not be connected to the IN_ pins for filtering. Each input (IN1–IN8) has a programmable digital filter; input data can be filtered or it can be bypassed for high-speed sampling. The input is sampled, and the data is latched at 1MHz (typ). Bit FLTEN_ in the corresponding CNFG_ register is used to bypass the filter or enable the filter. One of the eight filter delays (50μs, 100μs, 400μs, 800μs, 1.6ms, 3.2ms, 12.8ms, 20ms) can be independently selected for each channel.

Noise rejection is accomplished through a no-rollover up-down counter where the state of the field input controls the counting direction (up or down). The filter uses an up-down counter fed by a 1MHz clock. If the input is high, it counts up; if the input is low, it counts down. The filter output is updated when the counter hits the upper or lower limit, with the upper limit depending on the selected filter delay and the lower limit being zero regardless of the filter delay. The low-to-high transition of the filter occurs when the counter reaches the upper limit. The high-to-low transition occurs when the counter reaches the lower limit. There is no rollover; counting simply stops when the upper or lower limit is hit. The filter delay is the time it takes to reach the upper/lower limit in response to a step input when the counter starts from the lower/upper limit. If the input is not a step function, but is bouncing, as shown in *[Figure 3](#page-18-0)*, the output changes state after a total delay of:

$t_{DELAY} = t_{FLT\ DELAY} + 2 \times t_{OLD\ STATE}$

In the example in *[Figure 3](#page-18-0)*, the filter has a nominal delay of 1.6ms, and the input returns high for two 0.2ms periods after the first transition from high to low. These transitions back to the high state extend the time before the output of the filter switches.

$$
t_{DELAY} = 1.6ms + 2 \times (0.2ms + 0.2ms) = 2.4ms
$$

The channel input to data output (at SPI) delay is formed by the delay due to the input comparator (t_{CMPDELAY}), the sampling delay (t_{SMPLDELAY}), filter delay configured in the CNFG register, and SPI read delay as illustrated in *Figure [4](#page-19-1)*.

Figure 3. MAX22196 Digital Filter

Figure 4. Channel Input to Output Delay

Sampling the IN_ Data

All eight inputs of the MAX22196 are simultaneously latched on the falling edge of either LATCH or CS, and the data is made available for SPI reading out of the DISTATE register (address 0x00). When the digital filter is disabled by setting the FLTEN_ bit in the corresponding CNFG_ register to 0, the IN_ signals are sampled at a 1MHz sampling rate and the time resolution is $\pm 1\mu s$ relative to the LATCH or \overline{CS} falling edge.

Counter Mode

The MAX22196 features a 16-bit optional down-counter mode for each channel. In order to configure an input channel in counter mode, it must be enabled for that specific channel by loading the start of count value into two 8-bit registers, CNTx MSB and CNTx LSB, and the counter must be enabled by setting the corresponding CNTx START bit in the START STOP register to 1. In sink modes, when the field input transits from low to high, the input state is 1 and the counter decrements by 1. In source modes, when the field input transits from high to low, the input state is 1 and the counter decrements by 1.

Both CNTx_LSB and CNTx_MSB registers have to be written, even if one or both of the register values remain unchanged. For example, if the count is less than 0x00FF, write 0x00 to the CNTx_MSB register and write 0xFF to the CNTx_LSB register. In counter mode, the LSB bit in the F1MASK register must be 1.

To use the counter mode on a specific channel, initially set the corresponding CNTx_START bit in the START_STOP register to 0, and then write the start of count value to the corresponding registers CNTx_MSB and CNTx_LSB. To start the down-counter, set the CNTx_START bit to 1. The CNTx_MSB and CNTx_LSB register values are always read as 0x00 when the CNTx_START bit is 1. To stop the counter, set the CNTx_START bit to 0. The current count value can then be retrieved by reading the CNTx_MSB and CNTx_LSB registers. The DI_ bit in the DISTATE register for the channel that is in counter mode is not valid.

Once the count reaches zero, the counter stops. There is no signaling when the counter reaches zero. To retrieve the counter status, read the CNTx_MSB and CNTx_LSB registers after setting the CNTx_START bit to 0.

To exit the counter mode, read the DISTATE register, write 0 to the corresponding CNTx_START bit, and write 0x00 to both CNTx_MSB and CNTx_LSB registers.

Power Supply

For normal operation, the MAX22196 needs to be powered by V_{24} field supply, V_A analog supply, and V_L logic I/O supply. The V_A can be supplied by the internal linear regulator, or by an external supply. The integrated 5V linear regulator

generates the V_A supply when the REGEN pin is open. The REGEN pin should be connected to GND when supplying VA from an external supply in the range of 3.0V to 5.5V.

When powering the MAX22196 from an external 3.3V or 5V supply on V_A , V_{24} must be powered by external 24V supply. If the MAX22196 is only operated in sink or TTL configurations, V_{24} can be powered by the external V_A supply, and a 24V supply is not needed.

The advantage of powering the MAX22196 from an external 5V supply on V_A is to remove the LDO power dissipation from the 24V field supply. The advantage of powering the MAX22196 from the V₂₄ field supply is that if the system thermal shutdown (OTSHDN2 bit in the FAULT2 register) occurs, register contents are not lost. See the *[SPI Power Status](#page-28-0)* section for details.

The V_L supply is the logic interface supply in the range of 2.5V to 5.5V. Make sure V_L is always lower than or equal to VA.

READY Logic

The MAX22196 features a READY signal to indicate that the MAX22196 has been powered properly and is ready for normal operation. READY asserts low when both V_A analog supply and V_L logic I/O supply are both above their respective UVLO thresholds. READY is an open-drain high-side output that needs a pulldown resistor. Note that READY is not associated with the V_M comparator.

Figure 5. READY Logic

VMOK Supply Monitoring

The MAX22196 features a comparator that can be used to monitor and provide visual indication of the state of a power supply or other voltage. Connecting V_M to an external resistor-divider defines the threshold voltage. VMOK is a highvoltage open-drain output that can drive an LED through a current-limiting resistor. The V_M comparator generates three outputs, the \overline{VMOK} signal, the VMLOW bit in the FAULT1 register, LED9 when LO pins are configured as LED matrix and the LEDs are controlled autonomously by the MAX22196 internal logic. See GLOBLCFG register for details.

The VMOK signal is not used with the READY indication. This allows the VMOK threshold to be set differently from the internal V₂₄ UVLO thresholds.

Fault Detection and Monitoring

FAULT is a low-side open-drain output that can be wire ORed with other open-drain outputs and be used to notify the host processor of a fault. When enabled, \overline{FAULT} goes low to indicate that one or more of the flags in the FAULT1 register have been set. These faults are as follows: V_M comparator trip (VMLOW), V_{24} undervoltage alarm (V24UV), overtemperature alarm (TEMPALM), thermal shutdown (OTSHDN1), CRC error detected on the previous SPI frame (CRCERR), a POR occurred, or an unmasked bit in the FAULT2 register is set.

Mask bits in the F1MASK and F2MASK registers select which flags in the FAULT1 and FAULT2 registers assert the $FAULT$ pin. The mask bits do not affect the flags in the FAULT1 register; they only affect the $FAULT$ pin. All bits in the

FAULT1 register, except FAULT2, are latched. They remain set until read even if the faults go away. If the fault persists, the fault bit stays as 1 after the read.

The FAULT2 bit in the FAULT1 register is the logic OR of all unmasked bits in the FAULT2 register. It goes to 0 as soon as every unmasked fault bit in the FAULT2 register is cleared. The FAULT2 register can only be cleared by reading it. If the fault persists, the fault bit stays as 1 after the read.

The fault bits can only be cleared on reading the FAULT1 register if the FSPICLR bit in the GLOBLCFG register is 1. If the FSPICLR bit is 0, the fault bits in the FAULT1 register can also be cleared with a successful SPI read or write command except the OTSHDN1 bit.

Thermal Considerations

The MAX22196 operates at an ambient air temperature up to +125°C on a properly designed PC board under the conditions listed below. Operating at higher voltages, higher input currents, or with external loads on the internal linear regulator increases power dissipation and reduces the maximum allowable ambient temperature. See *[Package](#page-1-0) [Information](#page-1-0)* and *[Absolute Maximum Ratings](#page-1-1)* sections for thermal specifications.

The 125°C ambient temperature operating conditions include the following:

- Multi-layer board (four or more)
- V_{24} = +28.8V max
- 680Ω resistor in series with each IN_ input
- All field input voltage $= +30V$ max
- All logic outputs driving CMOS loads
- Resistor from REFDI to GND = 12kΩ

The MAX22196 has three levels of thermal protection: temperature alarm (TEMPALM bit in the FAULT1 register), thermal shutdown (OTSHDN1 bit in the FAULT1 register), and system thermal shutdown (OTSHDN2 bit in the FAULT2 register).

- Temperature Alarm: If the junction temperature rises to 115°C (typical), the TEMPALM bit in the FAULT1 register is set to 1. The MAX22196 operation is normal when TEMPALM is set to 1.
- Thermal Shutdown: If the temperature rises to 150°C (typical), the OTSHDN1 bit in the FAULT1 register is set to 1. All input channels are forced into high-impedance mode.
- System Thermal Shutdown: If the temperature rises to 165°C (typical), the OTSHDN2 bit in the FAULT2 register is set to 1. All input channels are forced into high-impedance mode. The internal LDO is turned off.

If V_A and V_L are supplied externally and a system thermal shutdown (OTSHDN2) happens, the SPI communication is operational and register access is available. If the external supply is present at V_A , the thermal shutdown is less probable, but it could happen if too much current flows through input channels.

If the MAX22196 is powered by V_{24} , internal LDO is enabled, and V_L is powered by the internal LDO output V_A , when a system thermal shutdown (OTSHDN2) happens, V_A and V_L are powered off, SPI buffers are off, SPI circuitry is powered by a supplementary internal 3.3V voltage, and register values are retained, but it is not feasible to read or write the registers since both V_A and V_L are off.

If the MAX22196 is powered by V_{24} , internal LDO is enabled, and V_L is independent from V_A , when a system thermal shutdown (OTSHDN2) happens, V_A is powered off, SPI buffers are off, SPI circuitry is powered by a supplementary internal 3.3V voltage, and register values are retained, but it is not feasible to read or write the registers since V_A is off and SPI logic interface is not operational. See *[Table 3](#page-22-1)* for internal circuitry power-up status during different thermal events.

Table 3. Internal Circuits Power-Up Status During Thermal Events

LED Matrix

The MAX22196 features six logic output pins (LO1–LO6) that can be configured as six general-purpose push-pull logic outputs (GPO) or as a 3 x 3 LED driver crossbar matrix. This is achieved by setting the GPO bit in the GLOBLCFG register to 0 for LED matrix mode, or to 1 for GPO mode. In the LED matrix mode, if the LEDs are controlled by the MAX22196 autonomously by setting the LEDINT bit in the GLOBLCFG register to 1, LED1 to LED8 indicate the state of the digital inputs (IN1–IN8), and LED9 is dedicated to the status of the V_M voltage monitoring comparator having the same function as the VMOK output. It turns on when the voltage at the V_M pin is less than the V_M threshold.

GPO Bit = 0: LED Matrix Mode

To select the LED matrix mode, bit GPO in the GLOBLCFG register is set to 0. LED1 to LED8 can either be turned on or off by the LED register providing that the LEDINT bit in the GLOBLCFG register is 0, or controlled by the MAX22196 autonomously to indicate per-input channel status. If the LED matrix is controlled autonomously by setting the LEDINT bit to 1, the status LED is automatically turned on when current flows into the corresponding IN channel in sink or source modes, or when the input is high in TTL mode. In low-leakage high-impedance (HTL) mode, the status LEDs are always off. LED9 always indicates the status of V_M comparator.

When the LEDINT bit is set to 0, LED1 to LED8 are controlled by the LED register, and LED9 is controlled by the LED9 bit in the GLOBLCFG register.

The LEDs in the ON state are driven with a 33% duty cycle square wave from the V_A supply. The LED current is set through the current-limiting resistor in series from LO1 to LO3 output. Each row (LO4–LO6) is alternatively kept low for

1ms over a 3ms period. A common column (LO1–LO3) is high when the corresponding LED is turned on. Current from each resistor flows through only one LED at a time. To get the same brightness as an LED that is turned on permanently, increase the LED current by a factor of three to get the equivalent brightness. Note that the LED matrix is turned off during a thermal shutdown event (OTSHDN1).

GPO Bit = 1: GPO Mode

To select the GPO mode, set the GPO bit to 1 in the GLOBLCFG register. The six GPO pins (LO1–LO6) are then controlled by writing a 0, to set GPO pin low, or a 1, to set GPO pin high, to the corresponding LED1 to LED6 bits in the LED register. Note that the GPO drivers are disabled during a system thermal shutdown event (OTSHDN2).

Figure 7. LED Matrix or GPO Driver Scheme

Serial Peripheral Interface

The MAX22196 has an SPI-compatible interface used to read input data, read diagnostic data, and configure all the registers. Each configuration register can be read back to ensure proper configuration. The interface can be operated as addressable SPI or daisy-chain mode as selected by the DAISY pin. In addressable SPI mode, it supports direct communication with up to four MAX22196 devices on a shared SPI using a single \overline{CS} signal. Data at the SDI input is sampled on the rising edge of SCLK and data at SDO is updated on the falling edge of SCLK. Transitions of SCLK while CS is de-asserted (high) are ignored. SCLK must idle low when CS is asserted. SDO is three-stated when CS is high, allowing multiple SPI devices to share a common SPI. The maximum SPI SCLK rate is 12MHz.

The MAX22196 has a LATCH input to allow synchronous sampling of all input channels from multiple modules that are not controlled by the same CS. When LATCH goes low, digital input data are frozen in the digital input state register DISTATE (address = 0x00) and are clocked out onto SDO when \overline{CS} is driven low. If LATCH is high, input data are sampled and frozen at the falling edge of CS.

SPI Protocol

The serial output of the device adheres to the SPI protocol, running with CPHA = 0 and CPOL = 0. For addressable SPI mode (DAISY pin held low), the first two MSB bits clocked in on SDI are for A1 and A0 to define the chip address so the

MAX22196 device can immediately identify if it is being communicated with. For daisy-chain SPI mode (DAISY pin held high), the first two MSB bits clocked in on SDI are "don't care" values. See *[Figure 8](#page-24-1)* and *[Figure 9](#page-25-0)* for SPI diagrams in addressable SPI mode. *[Figure 12](#page-26-0)* to *[Figure 15](#page-28-1)* demonstrate the SPI diagrams in daisy-chain mode.

Addressable SPI Mode

The MAX22196 features an addressable SPI allowing direct SPI access to any of up to four MAX22196 devices on a shared SPI using a common CS chip-select signal. This is achieved by assigning a device address to each MAX22196 using the A0 and A1 logic inputs as listed in *[Table 4](#page-24-0)*. The SPI controller starts off every SPI command by sending the two device address bits so that the MAX22196 immediately identifies if it is being communicated with. Upon identifying that it is being addressed, the MAX22196 starts clocking out six fault bits from the FAULT1 register, including CRCERR, POR, FAULT2, TEMPALM, V24UV, and VMLOW, on SDO indicating the status of the MAX22196. The SPI write cycle provides the state of eight digital inputs on SDO, following the six fault bits, while the SPI read cycle provides the register value.

If the FSPICLR bit in the GLOBLCFG register is 0, any of the fault bits that are set in the FAULT1 register, except OTSHDN1, are automatically cleared by a successful SPI command. In contrast, if the FSPICLR bit in the GLOBLCFG register is 1, any of the fault bits that are set in the FAULT1 register are only reset if the FAULT1 register is read.

Table 4. SPI Device Address Selection

[Figure 8](#page-24-1) shows the SPI write command in SPI addressable mode. Every SPI write cycle provides the state of the eight digital inputs as data bits DI8 to DI1 on the SDO pin.

Figure 8. Write Command in SPI Addressable Mode

[Figure 9](#page-25-0) shows the SPI read command in the SPI addressable mode.

Figure 9. Read Command in SPI Addressable Mode

Daisy-Chain SPI Mode

For systems with more than eight sensor inputs, multiple devices can be daisy-chained to allow access to all data inputs through a single serial interface. The MAX22196 can be operated in daisy-chain SPI mode by setting the DAISY pin high. When using a daisy-chain configuration, connect MOSI to SDI of the first device in the chain. Connect MISO to SDO of the last device in the chain. For all middle links, connect SDI to SDO of the previous device and SDO to SDI of the next device. CS and SCLK of all devices in the chain should be connected together in parallel. See *[Figure 10](#page-25-1)* which illustrates a 16-input application in daisy-chain mode, and *[Figure 11](#page-26-1)* which shows the SPI command frames with two devices in the chain. *[Figure 12](#page-26-0)* to *[Figure 15](#page-28-1)* show different SPI timing diagrams for read and write cycles in daisy-chain mode. Note in daisy-chain SPI mode, the feature of clearing fault bits by SPI read or write command is disabled, regardless of FSPICLR bit setting.

Figure 10. Daisy-Chain SPI Operation

Figure 11. Daisy-Chain SPI Command Diagram

[Figure 12](#page-26-0) shows the daisy-chain SPI diagram for a write command followed by a prior write cycle. The device provides the status of eight digital input channels (DI8–DI1) and fault bits from the FAULT1 register (F7–F0) in the first and second byte sent on SDO.

$\overline{\text{CS}}$	SPI WRITE CYCLE AFTER A WRITE CYCLE																	
SCLK																		
SDI			$\overline{}$	R4	R3	R ₂	R1	R ₀	$W = 1$	D7	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	
SDO		D ₁₈	DI7	DI ₆	D ₁₅	DI4	DI3	D ₁₂	DI1	F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	F ₀	
	DI = DIGITAL INPUT STATUS FROM DISTATE REGISTER F_{\perp} = FAULT BITS FROM FAULT1 REGISTER R = REGISTER ADDRESS D_{-} = DATA BITS TO BE WRITTEN TO REGISTER R W $= 1$, WRITE BIT = CLOCK EDGE ON WHICH THE MAX22196 LATCHES SDI DATA = CLOCK EDGE ON WHICH THE MAX22196 SHIFTS OUT SDO DATA																	

Figure 12. SPI Write Cycle After a Prior Write Cycle in Daisy-Chain Mode

[Figure 13](#page-27-0) shows the daisy-chain SPI diagram for a write command followed by a prior read cycle. The device provides the status of eight digital input channels (DI8–DI1) as the first byte sent on SDO. The second byte on SDO is the register value from the prior read command.

Figure 13. SPI Write Cycle After a Prior Read Cycle in Daisy-Chain Mode

[Figure 14](#page-27-1) shows the daisy-chain SPI diagram for a read command followed by a prior read cycle. The device provides the status of eight digital input channels (DI8–DI1) as the first byte sent on SDO. The second byte on SDO is the register value from the prior read command.

Figure 14. SPI Read Cycle After a Prior Read Cycle in Daisy-Chain Mode

[Figure 15](#page-28-1) shows the daisy-chain SPI diagram for a read command followed by a prior write cycle. The device provides the status of eight digital input channels (DI8–DI1) and fault bits from the FAULT1 register (F7–F0) in the first and second byte sent on SDO.

Figure 15. SPI Read Cycle After a Prior Write Cycle in Daisy-Chain Mode

SPI Power Status

Only the SPI I/O buffers are powered from the V_L supply; internal SPI circuits are powered from the V_A supply. Both V_A and V_L must be valid for SPI communication to take place. In addition to powering the SPI circuits, V_A also sustains the SPI memory (configuration and status registers). If power is being supplied through V_{24} , then an auxiliary supply for the memory is also available. The auxiliary supply only sustains memory; it does not allow SPI communication. The auxiliary supply takes over if V_A is lost due to external loading or due to a thermal shutdown event. When the event is over, the device configuration is maintained and fault information is available in the FAULT registers. See *[Table 5](#page-28-2)* for power requirement for SPI communication and register configuration.

Table 5. SPI Interface Power Status

X = Don't Care.

CRC Generation

The MAX22196 has an optional CRC error detection on the SPI for both addressable and daisy-chain modes of operation, lengthening the SPI frame by 8 bits as shown in *[Table 6](#page-29-0)*. Five CRC bits are used to check data integrity during transfer between the device and an external microcontroller. In applications where the integrity of data transferred is not of concern, the CRC bits can be disabled by holding CRCEN pin low and operating in CRC-disabled mode.

When CRC error detection is enabled by setting the CRCEN pin high, the MAX22196:

- 1. Performs error detection on the SDI data that it receives from the controller and
- 2. Calculates the CRC on the SDO data and appends a check byte at the end of the SDO data stream that it sends to

This ensures that both the data it receives from the controller and the data it sends to the controller maintains data integrity.

Once enabled, the CRC value is sent with each SPI command. The 5-bit CRC (CR[4:0]) is based on the generator polynomial $P(x) = x^5 + x^4 + x^2 + 1$ with CRC starting value = 0b11111. When CRC is enabled, the MAX22196 expects a check byte appended to the SDI data stream that it receives. The check byte format (CR[4:0]) can be seen in *[Figure 16](#page-29-1)* and *[Figure 17](#page-30-0)*. Refer to *[Application Note 6633](https://www.maximintegrated.com/en/design/technical-documents/app-notes/6/6633.html)* for CRC algorithm and programming example.

The 5-bit CRC value is calculated using the first 16 data bits plus the three "0s" in the MSBs of the check byte. The result is then appended to this 19-bit data to create the 24-bit SPI data frame. The MAX22196 verifies the received CRC bits, and if no error is detected, the MAX22196 updates the configuration per the SDI data. If a CRC error is detected, the MAX22196 does not change the configuration, but asserts the CRCERR bit in the FAULT1 register. If the mask bit CRCERR M in the F1MASK register is not set, the FAULT pin is asserted low.

The check byte that the MAX22196 appends to the SDO data has the format as shown in *[Figure 16](#page-29-1)* and *[Figure 17](#page-30-0)*. The CR[4:0] bits on SDO are calculated based on the 16-bit SDO data plus three "0s", with two MSB bits considered as 0 during the calculation. This allows the controller to check for the errors on the SDO data received from the MAX22196.

In daisy-chain mode with CRC enabled, the CR[4:0] bits are calculated on all the data sent before the CRC bits, including the first 16 data bits plus the three "0s". The two MSB bits and data bits 9 to 16 in a read command in the SDI data stream can be 0 or 1 as they have no impact on the MAX22196 configuration, but these bits are used to calculate the CRC bits (CR[4:0]).

Table 6. SPI Frame Length

Figure 17. Addressable SPI Write Command with CRC Enabled

Number of Clock Cycles on the SPI

The MAX22196 checks the number of SCLK pulses in each SPI cycle (between \overline{CS} going low and going high). When CRC is enabled (CRCEN held high), the SPI8CLK bit is set if the number of SCLK pulses is not equal to 24. When CRC is disabled (CRCEN held low), the SPI8CLK bit is set if the number of SCLK pulses is not equal to 16. The SPI command is ignored when wrong number of SCLK pulses is received. In the daisy-chain mode, the SPI8CLK is set when the number of SCLK pulses is not a multiple of 16 (CRC disabled) or 24 (CRC enabled).

Register Map

MAX22196

Register Details

DISTATE (0x0)

Digital Input State. DI_ is the state of the corresponding IN_ pin after filtering.

l.

FAULT1 (0x1)

FAULT1 Register Sources

F1MASK (0x2)

Mask bits controlling assertion of the FAULT pin on the FAULT1 register events.

CNFG1 (0x3)

IN1 Channel Configuration

CNFG2 (0x4)

IN2 Channel Configuration

CNFG3 (0x5)

IN3 Channel Configuration

CNFG4 (0x6)

IN4 Channel Configuration

CNFG5 (0x7)

IN5 Channel Configuration

CNFG6 (0x8)

IN6 Channel Configuration

CNFG7 (0x9)

IN7 Channel Configuration

GLOBLCFG (0xB)

Global Configuration

LED (0xC)

LED or GPO On or Off Control Register

FAULT2 (0xD)

FAULT2 Register Sources

F2MASK (0xE)

Mask bits controlling assertion of the FAULT2 bit in the FAULT1 register. The FAULT2 bit is the logic OR of all the bits in the FAULT2 register which are not masked.

START_STOP (0xF)

Per-Channel Start/Stop Bits for Counter Mode

CNT1_LSB (0x10)

Channel 1 Counter LSB Byte

CNT1_MSB (0x11)

Channel 1 Counter MSB Byte

CNT2_LSB (0x12)

Channel 2 Counter LSB Byte

CNT3_LSB (0x14)

Channel 3 Counter LSB Byte

CNT3_MSB (0x15)

Channel 3 Counter MSB Byte

CNT4_LSB (0x16)

Channel 4 Counter LSB Byte

CNT4_MSB (0x17)

Channel 4 Counter MSB Byte

CNT5_LSB (0x18)

Channel 5 Counter LSB Byte

CNT5_MSB (0x19)

Channel 5 Counter MSB Byte

CNT6_LSB (0x1A)

Channel 6 Counter LSB Byte

CNT6_MSB (0x1B)

Channel 6 Counter MSB Byte

CNT7_LSB (0x1C)

Channel 7 Counter LSB Byte

CNT7_MSB (0x1D)

Channel 7 Counter MSB Byte

CNT8_MSB (0x1F)

Channel 8 Counter MSB Byte

Applications Information

Power Supply Sequencing

The MAX22196 does not require special power supply sequencing. The logic interface supply (V_L) is set independently from the field supply (V_{24}) or LDO output (V_A) levels.

Power Supply Decoupling

To reduce ripple and the chance of introducing data errors, bypass V₂₄ and V_A with 1µF ceramic capacitors to GND and bypass V_L with 0.1µF ceramic capacitor to GND, respectively. Place the bypass capacitors as close as possible to the power supply input pins.

PCB Layout Recommendations

The PCB designer should follow some critical recommendations in order to get the best performance from the design.

- Keep the input/output traces as short as possible. To keep signal paths low-inductance, avoid using vias.
- Have a solid ground plane underneath the entire EP area with multiple thermal vias for best thermal performance.
- Maximize the metal coverage for all layers, especially for top and bottom layer to optimize the heat dissipation.
- Use 2oz copper for top and bottom layer if possible so that more heat can be drawn to the PCB.
- Maximize the number of vias under the package for thermal purposes. If possible, fill the via with copper, which further enhances the vertical heat transfer through the PCB.

Powering VA Supply Externally

The V_A pin can alternatively be powered by an external 3V to 5.5V supply. In this configuration, disable the on-chip regulator by connecting REGEN pin to GND. This configuration reduces the power dissipation in the chip by 1.3mA x (V₂₄ - 5V), typical. When powering the MAX22196 from an external 3.3V or 5V supply on V_A , V_{24} must be powered by external 24V supply for source configurations. If the MAX22196 is only operated in sink or TTL configurations, V_{24} can be powered by the external V_A supply, and a 24V supply is not needed.

When V₂₄ is powered by the V_A supply, the device always indicates a 24V undervoltage fault due to the V24UV bit in the FAULT1 register, and the FAULT pin is always active (low) if the bit is unmasked in the F1MASK register. To overcome this, set bit V24UV_M in the F1MASK register to 1.

Isolating the SPI

A companion digital isolator, the MAX14483, is optimized to support the MAX22196. The MAX14483 is a six-channel, 3.75kV_{RMS}, low-power digital isolator ideal for interfacing to low-voltage products such as microcontrollers or FPGAs. *[Figure 18](#page-52-0)* demonstrates two MAX22196 devices in daisy-chain operation, showing SPI signals, control signals, and power monitoring signal isolated between the field and logic side of the design. A single MAX14483 can be used for multiple MAX22196 devices. *[Figure 19](#page-53-0)* demonstrates two MAX22196 devices operated in addressable SPI mode, meaning they share a common chip select (CS) signal from the SPI controller (MCU or FPGA).

The addressable SPI mode can accommodate up to four devices sharing a common \overline{CS} signal. When more than four devices are required in a module, daisy-chain configuration can be used. In daisy-chain mode, the number of SPI clock cycles per read or write command is N x 16 with CRC disabled, or N x 24 with CRC enabled, where N is the number of devices in the daisy chain, creating a longer SPI read/write delay.

Figure 18. 16-Channel Digital Input with Isolated SPI Daisy-Chain Mode

Figure 19. 16-Channel Digital Input with Isolated Addressable SPI Mode

LED Matrix Power Dissipation

Heating due to high power dissipation is one of the main challenges in digital input modules. Assuming 2mA average current to light an LED and all LEDs are on simultaneously, the power dissipation of the LED matrix, including the LEDs, series resistors and internal switches, can be estimated as $5V \times 9 \times 2mA = 90mW$. When V_A is powered by the internal LDO (REGEN unconnected), the power dissipation due to the LDO loss with a maximum 30V field supply is (30V – 5V) x 9 x 2mA = 450mW. In a 16-channel digital input module, the power dissipation due to LED matrix and LDO loss can be as high as 900mW. In such applications, it is recommended to power the V_A supply externally (REGEN connected to GND) using an on-board step-down DC-DC converter. Assuming the DC-DC converter output is 3.3V with 90% efficiency,

the power dissipation of the LED matrix can be reduced to 3.3V x 9 x 2mA = 59.4mW. The DC-DC converter loss is only 5.94mW. [Figure 20](#page-54-0) illustrates the 16-channel digital input module with V_A powered by the onboard DC-DC converter.

Figure 20. 16-Channel Digital Input Module with VA and VL Powered by External DC-DC Converter

IEC 61131-2 EMC Requirements

The MAX22196 is required to operate reliably in harsh industrial environments. The device can meet the transient immunity requirements as specified in IEC 61131-2, including Electrostatic Discharge (ESD) per IEC 61000-4-2, Electrical Fast Transient/Burst (EFT) per IEC 61000-4-4, and Surge Immunity per IEC 61000-4-5. Analog Devices, Inc.'s proprietary process technology provides robust input channels and field supply with internal ESD structures and high Absolute Maximum Ratings (see the *[Absolute Maximum Ratings](#page-1-1)* section), but external components are also required to absorb excessive energy from ESD and surge transients. The circuit with external components shown in *[Figure 21](#page-55-0)* allows the device to meet and exceed the transient immunity requirements as specified in IEC 61131-2 and related IEC 61000-4-x standards. The system shown in *[Figure 21](#page-55-0)*, using the components shown in *[Table 7](#page-56-0)*, is designed to be robust against ESD, EFT, and Surge specifications as listed in *[Table 8](#page-56-1)*. In all these tests, the part or DUT is soldered onto a properly designed application board (e.g., the MAX22196EVKIT#) with necessary external components.

Figure 21. Typical EMC Protection Circuitry for the MAX22196

Table 7. Recommended Components for EMC Protection

Table 8. Transient Immunity Test Results

ESD Protection of Field Inputs

The input resistor limits the energy into the MAX22196 IN_ pins and protects the internal ESD structure from excessive transient energy. An input series resistor is required and should be rated to withstand such ESD levels. The MAX22196 input channels can withstand up to ±8kV ESD contact discharge and ±15kV ESD air-gap discharge with an input series resistor of 680Ω or larger. The input resistor value shifts the field voltage switching threshold scaled by the input current; thus, it determines the input characteristics of the application. The package of the resistor should be large enough to prevent the arcing across the two resistor pads. Arcing depends on the ESD level applied to the field input and the application's pollution degree.

EFT Protection of Field Inputs

The input channels can withstand up to ±4kV, 5kHz or 100kHz fast transients (*[Figure 22](#page-57-0)*) with performance criterion A, normal operation within specification limits. A capacitive coupling clamp is used to couple the fast transients (burst) from the EFT generator to the field inputs of the MAX22196 without any galvanic connection to the MAX22196 input pins.

Figure 22. Electrical Fast Transient/Burst Waveform

Surge Protection of Field Inputs

In order to protect the IN_ pins against IEC 61000-4-5 surges (*[Figure 23](#page-58-0)* and *[Figure 24](#page-58-1)*), two options exist. The first option is to use a series pulse withstanding resistor as illustrated on IN1 to IN4 in *[Figure 21](#page-55-0)*. A pulse resistor greater or equal to 680Ω should be used to withstand ±1kV/42Ω, 1.2/50μs surge pulses. The pulse resistor should support dissipation of the surge energy. Examples of suitable resistors are CMB0207 MELF, RPC2512 or CRCW2512-IF thick film as well as others. The required resistor value is defined by the Type 1, 2, 3, or other input characteristics. Capacitors for filtering should not be connected to the IN pins. Higher levels of surge tolerance can be achieved by using higher series resistor values on IN_ inputs: doubling the resistor value doubles the surge tolerance. However, higher resistor values increase the field threshold voltages, scaled by $I_{IN} \times R_{IN}$. Ensure that the threshold voltages meet the IEC 61131-2 limits.

The second option, which can result in a smaller overall footprint, is to use a bidirectional TVS to GND at the field input with a low-power series resistor, as shown on IN5 to IN8 in *[Figure 21](#page-55-0)*. The TVS must be able to absorb the surge energy and has the function of limiting the peak voltage so that the resistor only sees a low differential voltage during the surge transient. Suitable TVS include SMAJ33CA, SPT02-236, or PDFN3-32 which has a smaller footprint, offering protection against ±1kV/42Ω surges.

Figure 23. IEC 61000-4-5 1.2/50µs Surge Voltage Waveform

Figure 24. IEC 61000-4-5 Surge Testing Method

Surge Protection of the 24V Field Supply

In order to protect the V24 pin against ±500V/42Ω, 1.2µs/50µs surges (*[Figure 23](#page-58-0)*), an SMAJ33CA TVS can be applied to the V₂₄ pin, along with a series Schottky diode for reverse current protection. To protect against ±500V/2Ω, 1.2µs/50µs surges, an SM30T39CAY TVS can be applied to the V_{24} pins.

Typical Application Circuits

Figure 25. Eight-Channel Isolated Sink or Source Digital Input Module

Ordering Information

+Denotes lead(Pb)-free/RoHS-compliant package.

T = Tape and Reel.

Chip Information

PROCESS: BiCMOS