General Description

The MAX25530 is a highly integrated TFT power supply and LED backlight driver IC for automotive TFT-LCD applications. The IC integrates one buck-boost converter, one boost converter, two gate-driver supplies, and a boost/SEPIC converter that can power one to four strings of LEDs in the display backlight.

The source-driver power supplies consist of a synchronous boost converter and an inverting buck-boost converter that can generate voltages up to +18V and down to -7V. The positive source driver can deliver up to 120mA, while the negative source driver is capable of 100mA. The positive source-driver supply-regulation voltage (V_{POS}) is set by connecting an external resistor-divider on FBP or through I2C. The negative source-driver supply voltage (V_{NEG}) is always tightly regulated to -V_{POS} (down to a minimum of -7V). The source-driver supplies operate from an input voltage between 2.8V and 5.5V.

The gate-driver power supplies consist of regulated charge pumps that generate from +28V to -21.5V and can deliver 10mA or more each depending on the exact configuration.

The IC features a quad-string LED driver that operates from a separate input voltage (V_{BATT}) and can power up to four strings of LEDs with 150mA (max) of current per string. The IC features logic-controlled pulse-width-modulation (PWM) dimming, with minimum pulse widths as low as 500ns with the option of phase shifting the LED strings with respect to one another. When phase shifting is enabled, each string is turned on at a different time, reducing the input and output ripple, as well as audible noise. With phase shifting disabled, the current sinks turn on simultaneously and parallel connection of current sinks is possible.

The startup and shutdown sequences for all power domains are controlled using one of the seven preset modes, which are selectable through a resistor on the SEQ pin or through the I2C interface.

The MAX25530 is available in a 40-pin (6mm x 6mm) TQFN package with an exposed pad, and operates over the -40°C to +105°C ambient temperature range.

Applications

- Automotive Dashboards
- Automotive Central Information Displays
- **Automotive Head Up Displays**
- Automotive Navigation Systems

Benefits and Features

- 4-Output TFT-LCD Bias Power
	- 2.8V to 5.5V Input for the TFT-LCD Section
	- Integrated 430kHz or 2.2MHz Boost and Buck-Boost Converters
	- Positive and Negative 10mA Gate Voltage Regulators (Tripler/Inverting Doubler) with Adjustable Output Voltage
	- Flexible Resistor-Programmable Sequencing through the SEQ Pin
	- Undervoltage Detection on All Outputs
	- Low-Quiescent-Current Standby Mode
- 4-Channel LED Backlight Driver
	- Up to 150mA Current per Channel
	- 4.5V to 42V Input Voltage Range
	- Integrated Boost/SEPIC Controller (440kHz or 2.2MHz)
	- Dimming Ratio 10,000:1 at 200Hz
	- Adaptive Voltage Optimization to Reduce Power Dissipation in the LED Current Sinks • Open-String, Shorted-LED, and Short-to-GND **Diagnostics**
- Low EMI
	- Phase-Shift Dimming of LED Strings
	- Spread Spectrum on LED Driver and TFT
	- Selectable Switching Frequency
- I²C Interface for Control and Diagnostics
	- Fault Indication through the FLTB pin and I²C
	- Auto-Retry after Fault Detection
- Overload and Thermal Protection
- -40° C to $+105^{\circ}$ C Ambient Temperature Operation
- 40-Pin (6mm x 6mm) TQFN Package with Exposed Pad
- AECQ100 Grade 1

Ordering Information appears at end of datasheet.

Simplified Block Diagram

MAX25530

Automotive I²C-Controlled 4-Channel 150mA Backlight Driver and 4-Output TFT-LCD Bias

TABLE OF CONTENTS

TABLE OF CONTENTS (CONTINUED)

LIST OF FIGURES

LIST OF TABLES

Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

40-Pin TQFN

For the latest package outline information and land patterns (footprints), go to <u>www.*maximintegrated.com/packages.*</u> Note that a "+", "#", or "-" in the package code indicates
RoHS status only. Package drawings may show

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to *www.maximintegrated.com/thermal-tutorial*.

Electrical Characteristics

Electrical Characteristics (continued)

Electrical Characteristics (continued)

(V_{IN} = 3.3V, V_{BATT} = 12V, Typical operating circuit, T_A = T_J = -40°C to +105°C, unless otherwise noted. Typical values are at T_A = +25°C. (Note 1))

Note 1: Limits are 100% tested at TA = +25°C, TA = +105°C and TA = -40°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.

Note 2: Guaranteed by design. Not production tested.

Typical Operating Characteristics

Typical Operating Characteristics (continued)

 $(T_A = 25^\circ \text{C}, V_{IN} = V_{INN} = 3.3 \text{V}, V_{BATT} = 14 \text{V}$ unless otherwise noted.)

POWER-UP SEQUENCE OF ALL SUPPLY **OUTPUTS (LED DRIVER NOT SHOWN)**

POWER OFF SEQUENCE OF ALL SUPPLY OUTPUTS (LED DRIVER NOT SHOWN)

BATT SUPPLY CURRENT vs. BATT SUPPLY VOLTAGE

Typical Operating Characteristics (continued)

STARTUP WAVEFORM OF LED DRIVER

500ns/div

Typical Operating Characteristics (continued)

Pin Configuration

MAX25530

Pin Description

Pin Description (continued)

Pin Description (continued)

Functional Diagrams

Detailed Block Diagram

Detailed Description

The MAX25530 is a highly integrated TFT power supply and LED backlight driver IC for automotive TFT-LCD applications. The IC integrates one buck-boost converter, one boost converter, two gate-driver supplies, and a boost/ SEPIC converter that can power one to four strings of LEDs in the display backlight.

The source-driver power supplies consist of a synchronous boost converter and an inverting buck-boost converter that can generate voltages up to +18V and down to -7V. The positive source-driver can deliver up to 120mA, while the negative source driver is capable of 100mA. The positive source-driver-supply regulation voltage (V_{POS}) is set by connecting an external resistor-divider on FBP or through ${}^{12}C$. The negative source-driver-supply voltage (V_{NEG}) is always tightly regulated to -V_{POS} (down to a minimum of -7V). The source-driver supplies operate from an input voltage between 2.8V and 5.5V.

The gate-driver-power supplies consist of regulated charge pumps that generate between +28V and -21.5V and can each deliver 10mA or more each, depending on the exact configuration.

The IC features a quad-string LED driver that operates from a separate input voltage (BATT) and can power up to four strings of LEDs with 150mA (max) of current per string. The IC features logic-controlled pulse-width modulation (PWM) dimming, with minimum pulse widths as low as 500ns and the option of phase shifting the LED strings with respect to one another. When phase shifting is enabled, each string is turned on at a different time, reducing the input and output ripple, as well as audible noise. With phase shifting disabled, each current sink turns on at the same time and allows parallel connection of current sinks.

The startup and shutdown sequences for all power domains are controlled using one of the seven preset modes that are selectable through a resistor on SEQ. If the SEQ pin is connected to IN (I2C control), any sequence can be controlled using the individual regulator-enable bits. When a regulator other than HVINP is enabled, the HVINP boost is automatically enabled (if not previously active). In this case, the second regulator is enabled when the soft-start of HVINP has completed.

TFT Power Section

Source-Driver Power Supplies

The source-driver power supplies consist of a boost converter with output switch and an inverting buck-boost converter that generates up to +18V (max) and down to -7V (min), respectively, and can deliver up to 120mA on the positive regulator and -100mA on the negative regulator. The positive source-driver power supply's regulation voltage (V_{POS}) can be set by the resistor-divider on FBP or through the I²C interface.

The negative source-driver supply voltage (V_{NEG}) is automatically tightly regulated to -VPOS. V_{NEG} cannot be adjusted independently of V_{POS}. In I²C mode, V_{POS} (and V_{NEG}) is set by writing to the appropriate register. When HVINP is set to a voltage greater than 7V in I2C mode, the NEG converter should be disabled to avoid damage to the device. If the NEG output is not needed, the external components can be omitted and INN should be connected to IN; LXN should be left open and NEG should be connected to GND.

Gate-Driver Power Supplies

The positive gate-driver power supply (DGVDD) generates +28V (max) and the negative gate-driver power supply (DGVEE) generates -21.5V (min). The maximum output currents depend on the number of charge-pump stages and the POS setting. The DGVDD and DGVEE regulation voltages are set independently using external resistor networks or through the I2C interface.

Fault Protection

The IC has robust fault and overload protection. In stand-alone mode, if any of the DGVEE, NEG, POS, or DGVDD outputs fall to less than 80% (typ) of their intended regulation voltage for more than 50ms (typ), or if a short-circuit condition occurs on any output for any duration, then the faulted rail latches off, the other outputs follow the turn-off sequence and a fault condition is set. In $12C$ mode, only the output at fault is automatically disabled.

In stand-alone mode, the fault condition is cleared when the EN pin or IN supply are cycled. In $12C$ mode, the fault condition is cleared when the EN bit of the affected rail is set to 0 or the IN supply is cycled.

Both sections (TFT and WLED) have thermal-fault detection; only the section causing the thermal overload is turned off.

Thermal faults are cleared when the die temperature drops by 15°C.

When a fault is detected, FLTB goes low in $12C$ mode, while in stand-alone mode the FLTB output pulses at a duty cycle that indicates the source of the fault.

After fault detection, a retry timer is started and after 818ms the device attempts to re-start with the programmed sequence or that set by the SEQ pin. If the fault persists the device will again shut down and re-start the retry time unless the EN pin is taken low.

Output Sequencing Control

The IC's source-driver and gate-driver outputs (DGVEE, NEG, POS, and DGVDD) can be controlled by the resistor value on the SEQ pin (stand-alone mode), or by the I²C interface if SEQ is connected to IN (I²C mode). In I²C mode, the EN pin does not have any function; the IC is turned on once one of the rails is activated by the appropriate I²C command, and the sequence is controlled by the I²C commands.

All outputs are brought up with soft-start control to limit the inrush current.

In stand-alone mode, toggling the EN pin from low to high initiates an adjustable preset power-up sequence (see [Table](#page-24-1) [1](#page-24-1)). Toggling the EN pin from high to low initiates an adjustable preset power-down sequence. The EN pin has an internal deglitching filter of 7μs (typ).

Note that a glitch in the EN signal with a period of less than 7μs is ignored by the internal enable circuitry. After all the TFT outputs have exceeded their power-good levels, the backlight block is turned on.

Table 1. Sequencing Options

 $*t_1 = t_5 = 15$ ms

 $t_2 = t_6 = 30$ ms

 $t_3 = t_7 = 45$ ms

 $t_4 = t_8 = 60$ ms

TFT Sequence with RSEQ = 10k

Figure 1. TFT Sequence with RSEQ = 10kΩ

Description of the LED Driver Section

The IC also includes a high-efficiency, high-brightness LED driver that integrates all the necessary features to implement a high-performance backlight driver to power LEDs in medium-to-large-sized displays for automotive and general applications. The IC provides load-dump voltage protection up to 52V in automotive applications and incorporates two major blocks: a DC-DC controller with peak current-mode control to implement a boost, or a SEPIC-type switched-mode power supply and a 4-channel LED driver with 20mA to 150mA constant-current-sink capability per channel.

The IC features constant-frequency, peak current-mode control with programmable slope compensation to control the duty cycle of the PWM controller. The DC-DC converter implemented using the controller generates the required supply voltage for the LED strings from a wide input-supply range. Connect LED strings from the DC-DC converter output to the 4-channel constant-current-sink drivers (OUT1–OUT4) to control the current through the LED strings. A single resistor connected from the ISET input to ground adjusts the forward current through all four LED strings. Fine adjustment can be made to the LED current using the I2C interface, even in stand-alone mode.

The IC features adaptive voltage control that adjusts the converter output voltage depending on the forward voltage of the LED strings. This feature minimizes the voltage drop across the constant-current-sink drivers and reduces power dissipation in the device. The backlight boost and current sinks are enabled when the complete sequence of the TFT bias section is completed.

The IC provides a very wide (10,000:1) PWM dimming range at 200Hz dimming frequency (with a dimming pulse as narrow as 500ns possible). The internal dimming signal is derived from the DIM signal or from the phase-shift dimming logic. Phase shifting of the LED strings can be disabled in I²C mode by writing to the psen bit in the enable (0x02) register.

Other advanced features include detection and string disconnect for open-LED strings, partially or fully shorted strings, and unused strings. Overvoltage protection clamps the converter output voltage to the programmed OVP threshold in the event of an open-LED condition.

The shorted-LED string threshold is programmable using the led_short_th[1:0] bits in the cnfg_gen (0x01 register (in stand-alone mode, the threshold is fixed at 7.8V).

In I²C mode, the FLTB signal asserts low to indicate open-LED, shorted-LED, and overtemperature conditions if they are not masked. In stand-alone mode, a fault in the backlight section causes FLTB to pulse at 25% duty cycle. Disable individual current-sink channels by connecting the corresponding OUT_ to LGND_ through a 12kΩ resistor (starting with OUT4). In this case, FLTB will not indicate an open-LED condition for the disabled channel. The IC also features overtemperature warning and protection that shuts down the controller if the die temperature exceeds +160°C.

Current-Mode DC-DC Controller

The IC backlight boost is a constant-frequency, current-mode controller designed to drive the LEDs in a boost or SEPIC configuration. The IC features multiloop control to regulate the peak current in the inductor, as well as the voltage across the LED current sinks to minimize power dissipation.

The default switching frequency is 2.2MHz but this can be reduced to 440kHz by setting the bl_swfreq bit in the cnfg_gen (0x01) register. Programmable slope compensation is used to avoid subharmonic oscillation that can occur at > 50% duty cycles in continuous-conduction mode.

The external nMOSFET is turned on at the beginning of every switching cycle. The inductor current ramps up linearly until turned off at the peak current level set by the feedback loop. The peak inductor current is sensed from the voltage across the current-sense resistor (R_{CS}) connected from the source of the external nMOSFET to PGND.

The IC features leading-edge blanking to suppress the external nMOSFET switching noise. A PWM comparator compares the current-sense voltage plus the slope-compensation signal with the output of the transconductance error amplifier. The controller turns off the external nMOSFET when the voltage at CS exceeds the error amplifier's output voltage (at the COMP pin). This process repeats every switching cycle to achieve peak current-mode control.

In addition to the peak current-mode-control loop, the IC has two other feedback loops for control. The converter output voltage is sensed through the OVP input, which goes to the inverting input of the error amplifier.

The OVP gain (A_{OVP}) is defined as V_{OUT}/V_{OVP}, or (R17 + R16)/R16. The other feedback comes from the OUT current sinks. This loop controls the headroom of the current sinks to minimize total power dissipation, while still ensuring accurate LED current matching. Each current sink has a window comparator with a low threshold of 0.68V and a high threshold of 0.93V. These comparators drive logic that controls an up/down counter. The up/down counter is updated on every falling edge of the DIM input and drives an 8-bit digital-to-analog converter (DAC), which sets the reference to the error amplifier.

8-Bit DAC

The error amplifier's reference input is controlled with an 8-bit DAC. The DAC output is ramped up during startup to implement a soft-start function (see the *Startup Sequence* section). During normal operation, the DAC output range is limited to between 0.6V and 1.25V. The DAC LSB determines the minimum output-voltage step according to the following equation.

Equation 1:

*V*STEP_MIN = *V*DAC_LSB × *A*OVP

where V_{STEP} MIN is the minimum output-voltage step, V_{DACLSB} is 2.5mV (typ), and A_{OVP} is the OVP resistor-divider gain.

PWM Dimming

The DIM input accepts a pulse-width modulation (PWM) signal to control the luminous intensity of the LEDs and modulate the pulse width of the LED current. This allows for changing the brightness of the LEDs without the color temperature shift that sometimes occurs with analog dimming. The DIM input detects the dimming frequency based on the first two pulses applied to the DIM input after EN goes high. The dimming frequency cannot be changed during normal operation. If a change of dimming frequency is desired, disable the backlight block, change the DIM frequency, and then re-enable the backlight block. The DIM signal can be applied before or after the device is enabled, but must power on smoothly (no high-frequency pulses). If the DIM signal turn-on is inconsistent, the DIM signal should be applied first; once the DIM

signal is stable, the backlight block can be enabled. In normal dimming mode, if at least one of the LED current sinks is turned on, the boost converter switches. If none of the current sinks are on (each current-sink DIM signal is low), the boost converter stops switching, and the COMP node is disconnected from the error amplifier until one of the LED current sinks is turned on again.

Low-Dim Mode

The IC's operation mode changes at very narrow dimming pulses to ensure a consistent dimming response of the LEDs. The IC checks the pulse width of the signal being applied to the DIM input, and if the dimming on-time is lower than 25μs (typ) for the 2.2MHz switching frequency (f_{SW}) , the IC enters low-dim mode. In this state, the converter switches continuously and the LED short detection is disabled. When the DIM input is greater than 26μs (typ) for 2.2MHz, the IC goes back into normal dim mode, enabling the short-LED detection and switching the power FET only when the DIM signal is high. When the switching frequency is set to 440kHz the low-dim thresholds become 50μs and 51μs.

Phase Shifting

The IC offers phase shifting of the LED strings. To achieve this, the DIM signal is sampled internally by a 10MHz clock.

When phase shifting is enabled, the sampled DIM input is used to generate separate dimming signals for each LED string that is shifted in phase. The resolution with which the DIM signal is captured degrades at higher DIM input frequencies; therefore, dimming frequencies between 100Hz and 3kHz are recommended, although higher dimming frequencies are technically possible. The phase shift between strings is determined by the following equation.

Equation 2:

$$
\Theta = \frac{360}{n}
$$

where n is the total number of strings being used and θ is the phase shift in degrees. The order of the sequence is fixed, with OUT1 as the first in the sequence and OUT4 as the last. See [Figure 2](#page-28-4) for a timing diagram example with phase shifting enabled.

The phase-shifting feature is enabled or disabled with the psen bit. In stand-alone mode (no ${}^{12}C$), the psen bit in register 0x02 is set high by default (phase shifting enabled). When phase shifting is disabled, all strings turn on/off at the same time. If multiple current sinks are being connected in parallel to achieve greater than 150mA per string, phase shifting should be disabled.

If a fault is detected, resulting in a string being disabled during normal operation, the phase shifting does not adjust. For example, if all four strings are used, each string is 90 degrees out-of-phase. If the fourth string is disabled due to a fault, there will still be 90 degrees phase difference between each string.

When disabling unused strings, disable the higher-numbered OUT_ current sinks first.

Figure 2 Phase-Shifted Outputs

Figure 2. Phase-Shifted Outputs

Undervoltage Lockout

The WLED section features two UVLOs that monitor the input voltage at BATT and the output of the internal LDO regulator at V_{CC} . The backlight boost is active only when both BATT and V_{CC} exceed their respective UVLO thresholds.

Startup Sequence

The WLED section startup sequence occurs in two stages, as described in the Stage 1 and Stage 2 sections. The overall startup time can be selected as either slow or fast using the ADD pin in stand-alone mode or the wled ss_time bit in the fault masks1 (0x0B) register when using the $12C$ interface. The final boost output voltage differs between the slow and fast startup modes: when the slow-startup mode is selected, the final voltage on the OVP pin is 0.6V, while in the fast mode and the final voltage on OVP is 1.1V.

Stage 1

Assuming the BATT input is above its UVLO and the TFT has completed the startup sequence, the V_{CC} regulator begins to charge up its output capacitor. Once the V_{CC} regulator output rises above the V_{CC} UVLO threshold, the IC goes through its power-up checks, including unused string detection and OUT_ short-to-ground detection. To avoid possible damage, the converter does not start if any OUT_ is detected as shorted to ground.

Any current sinks detected as unused are disabled to prevent a false fault-flag assertion during normal operation. After these checks have been performed, the converter begins to operate and the output voltage begins to ramp up. The DAC reference to the error amplifier is stepped upwards until the OVP pin reaches 0.6V (or 1.1V in fast startup mode).

This stage duration is fixed at approximately 50ms (22ms in fast startup mode).

Stage 2

The second stage begins once the first stage is complete and the DIM input goes high. During Stage 2, the output of the converter is adjusted until the minimum OUT_ voltage falls within the window comparator limits of 0.68V (typ) and 0.93V (typ). The output ramp is again controlled by the DAC, which provides the reference for the error amplifier. The DAC output is updated on each rising edge of the DIM input. If the DIM input is a 100% duty cycle (DIM = high), then the DAC output is updated once every 10ms.

The total soft-start time can be calculated using the following equation in slow-startup mode.

Equation 3:

*t*SS = 50ms + *V*_{LED} + 0.81 − (0.6 × *A*_{OVP}) *f*DIM × 0.01 × *A*OVP

where t_{SS} is the total soft-start time, 50ms is the fixed Stage 1 duration, V_{LED} is the total forward voltage of the LED strings, 0.81V is midpoint of the window comparator, A_{OVP} is the gain of the OVP resistor-divider, f_{DIM} is the dimming frequency (use 100Hz if the DIM input duty cycle is 100%), and 0.01V is the maximum voltage step per clock cycle of the DAC.

In fast-startup mode (with ADD connected to IN or the wled ss time bit in the fault masks1 (0x0B) register set to 1), the following equation should be used.

Equation 4:

 t_{SS} = 22ms + $\frac{1.1 \times A_{OVP} - (V_{LED} + 0.81)}{f_{DIA} \times 0.01 \times A_{OVP}}$ *f*DIM × 0.01 × *A*OVP

Open-LED Management and Overvoltage Protection (OVP)

On power-up, the IC detects and disconnects any unused current-sink channels before entering the DC-DC converter soft-start. Disable the unused current-sink channels by connecting the corresponding OUT_ to LGND_ through a 12kΩ resistor. This avoids asserting the FLTB output for the unused channels. After soft-start, the IC detects open strings and disconnects them from the internal minimum OUT voltage detector. This keeps the DC-DC converter output voltage within safe limits and maintains high efficiency.

If any LED string is open, the voltage at the open OUT_ goes to GND. The DC-DC converter output voltage then increases to the overvoltage-protection threshold set by the voltage-divider network connected between the converter output, OVP input, and GND (the threshold at which the PWM controller is switched off, holding NDRV low). At that point, any current-sink output with V_{OUT} < 300mV (typ) is disconnected from the minimum-voltage detector. Select V_{OUT} ovp (which will be the maximum voltage that the boost converter can produce) according to the following equation.

Equation 5:

$$
V_{\text{OUT_OVP}} > 1.1 \times (V_{\text{LED_MAX}} + 1)
$$

where V_{LED_MAX} is the maximum expected LED string voltage. V_{OUT_OVP} should also be chosen such that the voltage at the OUT_ pins does not exceed the absolute maximum rating.

The upper resistor in the OVP resistor-divider (R17) can be selected using the following formula.

Equation 6:

$$
R17 = R16 \times (\frac{V_{\text{OUT_OVP}}}{1.23} - 1)
$$

where 1.23V is the typical OVP threshold. Ensure that the minimum voltage on the OVP pin is always greater than 0.6V to avoid the boost converter latching off due to undervoltage by checking the following.

Equation 7:

$$
(V_{LED_MIN} + 0.6) \times \frac{R16}{R16 + R17} > 0.6V
$$

where V_{LED} MIN is the worst-case minimum LED string voltage.

When an open-LED condition occurs, FLTB is asserted low in I²C mode or switches at 25% in stand-alone mode.

For boost-circuit applications, the OVP resistor-divider always dissipates power from the battery, through the inductor and switching diode. If ultra-low shutdown current is needed in stand-alone mode, a general-purpose MOSFET can be added between the bottom OVP resistor and ground, with the EN of the device controlling the gate of the MOSFET. This additional MOSFET disconnects the OVP resistor-divider path when the device is disabled.

Short-LED Detection

The IC checks for shorted LEDs at each rising edge of DIM. An LED short is detected at OUT if the OUT voltage is greater than the value programmed using the led short th bits in register 0x01 (or 7.8V in stand-alone mode). Once a short is detected on any of the strings, the LED strings with the short are disconnected and the FLTB output flag asserts (unless the fault is masked) until the device detects that the shorts are removed on any of the following rising edges of DIM. Short-LED detection is disabled in low-dimming mode. If the DIM input is connected high, short-LED detection is performed continuously.

Short-LED detection is also disabled in cases where all active OUT_ channels rise above 2.8V (typ). This can occur in a boost-converter application when the input voltage becomes higher than the total LED string voltage drop, such as during a battery load dump. If a short-LED fault occurs during a load dump, the fault flag does not assert until the load dump is over and the minimum OUT voltage has fallen below 2.8V. If a load dump occurs after a short LED is detected, the fault flag deasserts until the load dump is over and the minimum OUT voltage has fallen below 2.8V, at which point, the fault flag reasserts.

LED Current Control

The IC features four identical constant-current sources used to drive multiple high-brightness LED strings. The current through each one of the four channels is adjustable between 20mA and 150mA using an external resistor (R_{ISFT}) connected between ISET and GND.

Select R_{ISET} using the formula below.

Equation 8:

 $R_{\text{ISET}} = \frac{1500}{I_{\text{SUT}}}$ *I*OUT_

where I_{OUT} is the desired output current for each of the four channels. All four channels can be paralleled together for string currents exceeding 150mA. When $1²C$ control is used, the current in the strings can be reduced in steps by writing to the diout (0x06) register. The resolution of this setting is 0.5% of the value set by the resistor on ISET.

FLTB Output

The FLTB output pin is an active-low, open-drain output that can be used to signal various device faults (for operation in stand-alone mode (see the *Stand-Alone Mode* section). When the I2C interface is used, the FLTB output can flag any or all of the following conditions:

- Open fault on any of the OUT pins
- Shorted-LED fault on any of the OUT pins
- Any OUT shorted to GND
- LED boost converter undervoltage or overvoltage
- Undervoltage on HVINP, POS, NEG, DGVDD, or DGVEE
- Thermal warning on LED drive section
- Thermal shutdown on either LED drive or TFT bias section

The above conditions can be masked from causing FLTB to go low by using the corresponding mask bit in the bl_fault_masks (0x0A), fault_masks1 (0x0B), and fault_masks2 (0x0C) registers, if available.

In standalone mode, the duty.cycle output on the FLTB pin indicates the type of fault according to the following scheme:

- FLTB continuously low: Thermal-shutdown fault
- 75% duty cycle on FLTB: Fault in TFT section
- 50% duty cycle on FLTB: Faults in both LED and TFT sections

● 25% duty cycle on FLTB: Fault in LED section

Serial Interface

The MAX25530 IC features an I²C, 2-wire serial interface consisting of a serial-data line (SDA) and a serial-clock line (SCL). SDA and SCL facilitate communication between the IC and the master at clock rates up to 1MHz. The master, typically a microcontroller, generates SCL and initiates data transfer on the bus.

The Slave ID of the MAX25530 depends on the connection of the ADD pin and the selected device version (see [Table](#page-31-1) [2](#page-31-1)).

Table 2. I2C Addresses

A master device communicates with the MAX25530 by transmitting the correct Slave ID followed by the register address and data word. Each transmit sequence is framed by a START (S) or Repeated START (Sr) condition, and a STOP (P) condition. Each word transmitted over the bus is 8 bits long and is always followed by an acknowledge clock pulse.

The IC's SDA line operates as both an input and an open-drain output. A pullup resistor greater than 500Ω is required on the SDA bus. In general, the resistor has to be selected as a function of bus capacitance such that the rise time on the bus is not greater than 120ns. The IC's SCL line operates as an input only. A pullup resistor greater than 500 $Ω$ is required on SCL if there are multiple masters on the bus, or if the master in a single-master system has an open-drain SCL output. In general, for the SCL-line resistor selection, the same SDA recommendations apply. Series resistors in line with SDA and SCL are optional. The SCL and SDA inputs suppress noise spikes to assure proper device operation even on a noisy bus.

Register Map

Reg Map

Register Details

[nop \(0x00\)](#page-32-1)

Device identification register

[cnfg_gen \(0x01\)](#page-32-1)

Configuration register

[enable \(0x02\)](#page-32-1)

Block enables register

[vpos_set \(0x03\)](#page-32-1)

[dgvdd_set \(0x04\)](#page-32-1)

[dgvee_set \(0x05\)](#page-32-1)

[diout \(0x06\)](#page-32-1)

[bl_fault \(0x07\)](#page-32-1)

Backlight LED string faults

[fault \(0x08\)](#page-32-1)

TFT fault register

[dev_status \(0x09\)](#page-32-1)

Device status bits

[bl_fault_masks \(0x0A\)](#page-32-1)

Backlight LED string masks for fault bits

[fault_masks1 \(0x0B\)](#page-32-1)

TFT masks for fault bits

[fault_masks2 \(0x0C\)](#page-32-1)

Masks for ofaults contained in register dev_status

Applications Information

TFT Power Section

Boost Converter

Boost Converter Inductor Selection

Select the value of the boost inductor using the following table:

The inductor's saturation rating must exceed the maximum current limit of 1.7A or 0.74A, depending on the setting of the lxp_lim_low bit in the cnfg_gen (0x01) register.

Boost Output-Filter Capacitor Selection

The primary criterion for selecting the output-filter capacitor is low effective series resistance (ESR). The product of the peak inductor current and the output filter capacitor's ESR determine the amplitude of the high-frequency ripple seen on the output voltage. For stability, the boost output-filter capacitor should have a value of 10μF or greater.

To avoid a large drop on HVINP when POS is enabled, the capacitance on the HVINP node should be at least three times larger than that on POS.

Setting the POS Voltage

In stand-alone mode, the POS output voltage is set by connecting FBP to a resistive voltage divider between HVINP and GND. Select the lower feedback resistor value and calculate the upper resistor value using the following formula.

Equation 9:

 $R_{\text{UPPER}} = \frac{(V_{\text{HVINP}} - 1.25) \times R_{\text{LOWER}}}{1.25}$ 1.25

In I^2C mode, the POS output is set by writing an 8-bit value to the vpos_set (0x03) register.

The NEG converter outputs a negative voltage whose absolute value is the same as POS. The most negative voltage the NEG can output is -7V.

NEG Inverting Regulator

NEG Regulator Inductor Selection

Select the inductor value for the NEG regulator based on the switching frequency: at 430kHz use 10μH and at 2.2MHz use 2.2μH.

The inductor's saturation current rating must exceed the maximum current-limit setting of 1.2A or 0.6A, depending on the setting of the neg_lim_low bit in the cnfg_gen (0x01) register.

NEG External Diode Selection

Select a diode with a peak current rating of at least the selected LXN current limit (1.8A or 1.1A) for use with the NEG output. The diode breakdown-voltage rating should exceed the sum of the maximum INN voltage and the absolute value of the NEG voltage. A Schottky diode improves the overall efficiency of the converter.

NEG Output Capacitor Selection

The primary criterion for selecting the output filter capacitor is low ESR and capacitance value, as the NEG capacitor provides the load current when the internal switch is on. The voltage ripple on the NEG output has two components:

- Ripple due to ESR, which is the product of the peak inductor current and the output filter capacitor's ESR
- Ripple due to bulk capacitance that can be determined as follows:

Equation 10:

$$
\Delta V_{BULK} = \frac{I_{NEG} \times \frac{D}{f_{SW}}}{C_{NEG}}
$$

For stability, the NEG output capacitor should have a value of 10μF or greater.

Setting the DGVDD and DGVEE Output Voltages

For most applications, a single charge-pump stage is sufficient for both the positive and negative charge pumps. In the case of DGVDD, the maximum output voltage is then twice the HVINP voltage. For DGVEE, the most negative voltage is -V_{HVINP}. If necessary, add further stages while maintaining the DGVDD and DGVEE voltages within their permitted operating ranges.

The DGVDD output voltage is set in stand-alone mode with a resistor-divider from DGVDD to GND, with its center connected to the FBPG pin. After a value for $R_{I\text{OWFR}}$ is selected, $R_{I\text{UPPFR}}$ can be calculated using the following formula.

Equation 11:

 $R_{\text{UPPER}} = \frac{(\text{DGVDD} - 1.25) \times R_{\text{LOWER}}}{1.25}$ 1.25

The DGVEE output voltage is set by connecting a resistor-divider from REF to DGVEE, with its center connected to FBNG. The control loop forces FBNG to 0V. Select the resistor connected to REF (R_{REF}) so that less than 100μA is drawn from REF (i.e., the value of R_{RFF} shall be greater than 12.5kΩ). After selecting R_{RFF}, calculate R_{DGVFF} using Equation 12.

Equation 12:

 $R_{\text{DGVEE}} = \frac{R_{\text{REF}} \times |\text{DGVEE}|}{1.25}$ 1.25

In I²C mode, the DGVDD and DGVEE voltages are set by writing a 6-bit value to the dgvdd set (0x04) register and a 5-bit value to the dgvee_set (0x05) register, respectively.

LED Driver Section

DC-DC Converter for LED Driver

Two different converter topologies are possible with the DC-DC controller in the device, which has the ground-referenced outputs necessary to use the constant-current sink drivers. If the LED string forward voltage is always higher than the input supply voltage range, use the boost-converter topology. If the LED string forward voltage falls within the supplyvoltage range, use the SEPIC topology.

Note that the boost converter topology provides the highest efficiency.

Power-Circuit Design

First select a converter topology based on the above factors. Determine the required input supply-voltage range, the maximum voltage needed to drive the LED strings, including the worst-case 1V across the constant LED current sink (V_{LED}) , and the total output current needed to drive the LED strings (I_{LED}) as shown below.

Equation 13:

*I*LED = *I*STRING × *N*STRING

where I_{STRING} is the LED current per string in amperes and N_{STRING} is the number of strings used. Calculate the maximum duty cycle (D_{MAX}) using the following equations:

Equation 14 (for the boost configuration):

$$
D_{MAX} = \frac{(V_{LED} + V_{D1} - V_{IN_MIN})}{(V_{LED} + V_{D1} - V_{DS} - 0.42)}
$$

Equation 15 (for the SEPIC configuration):

$$
D_{MAX} = \frac{(V_{LED} + V_{D1})}{(V_{IN_MIN} - V_{DS} - 0.42 + V_{LED} + V_{D1})}
$$

where V_{D1} is the forward drop of the rectifier diode in volts (approximately 0.6V), V_{IN} _{MIN} is the minimum input supply voltage in volts, V_{DS} is the drain-to-source voltage of the external MOSFET in volts when it is on, and 0.42V is the peak current-sense voltage. Initially, use an approximate value of 0.2V for V_{DS} to calculate D_{MAX}. Calculate a more accurate value of D_{MAX} after the power MOSFET is selected based on the maximum inductor current.

Boost Configuration

The average inductor current varies with the line voltage, and the maximum average current occurs at the lowest line voltage. For the boost converter, the average inductor current is equal to the input current. Select the maximum peak-topeak ripple on the inductor current (ΔIL). The recommended peak-to-peak ripple is 60% of the average inductor current.

Use the following equations to calculate the maximum average inductor current (IL_{AVG}) and peak inductor current (IL_P) in amperes.

Equation 16:

$$
IL_{AVG} = \frac{I_{LED}}{1 - D_{MAX}}
$$

Allowing the peak-to-peak inductor ripple ΔIL to be ±30% of the average inductor current:

Equation 17:

 ΔI_L = IL_{AVG} × 0.3 × 2

and

$$
IL_P = IL_{AVG} + \frac{\Delta I_L}{2}
$$

Calculate the minimum inductance value (L_{MIN}) , in henries with the inductor-current ripple set to the maximum value.

Equation 18:

$$
L_{\text{MIN}} = \frac{(V_{\text{IN_MIN}} - V_{\text{DS}} - 0.42) \times D_{\text{MAX}}}{f_{\text{SW}} \times \Delta I_L}
$$

where 0.42V is the peak current-sense voltage. Choose an inductor that has a minimum inductance greater than the calculated L_{MIN} and current rating greater than IL_P . The recommended saturation current limit of the selected inductor is 10% higher than the inductor peak current for boost configuration.

SEPIC Configuration

Power-circuit design for the SEPIC configuration is very similar to a conventional design, with the output voltage referenced to the input supply voltage. For SEPIC, the output is referenced to ground and the inductor is split into two parts (see *Typical Application Circuits*). One of the inductors (L2) has the LED current as the average current, and the other inductor (L1) has the input current as its average current. Use the following equations to calculate the average inductor currents (IL1_{AVG}, IL2_{AVG}) and peak inductor currents (IL1_P, IL2_P) in amperes:

Equation 19:

$$
IL1_{AVG} = \frac{I_{LED} \times D_{MAX} \times 1.1}{1 - D_{MAX}}
$$

The factor 1.1 provides a 10% margin to account for the converter losses:

Equation 20:

$IL2_{AVG} = I_{LED}$

Assuming the peak-to-peak inductor ripple ΔIL is ±30% of the average inductor current:

Equation 21:

 $ΔI_{L1} = IL1_{AVG} × 0.3 × 2$

and

$$
IL1P = IL1AVG + \frac{\Delta I_{L1}}{2}
$$

$$
\Delta I_{L2} = IL2AVG \times 0.3 \times 2
$$

and

$$
IL2_P = IL2_{\text{AVG}} + \frac{\Delta I_{L2}}{2}
$$

Calculate the minimum inductance values $L1_{\text{MIN}}$ and $L2_{\text{MIN}}$ in henries with the inductor current ripples set to the maximum value as follows:

Equation 22:

$$
L1_{\text{MIN}} = \frac{(v_{\text{IN_MIN}} - v_{\text{DS}} - 0.42) \times D_{\text{MAX}}}{f_{\text{SW}} \times \Delta I_{L1}}
$$

$$
L2_{\text{MIN}} = \frac{(v_{\text{IN_MIN}} - v_{\text{DS}} - 0.42) \times D_{\text{MAX}}}{f_{\text{SW}} \times \Delta I_{L2}}
$$

where 0.42V is the peak current-sense voltage. Choose inductors that have a minimum inductance greater than the calculated L1_{MIN} and L2_{MIN}, and current ratings greater than IL1_P and IL2_P, respectively. The recommended saturation current limit of the selected inductor is 10% higher than the inductor peak current.

For simplifying further calculations, consider L1 and L2 as a single inductor with L1/L2 connected in parallel. The combined inductance value and current is calculated as follows:

Equation 23:

$$
L_{\text{MIN}} = \frac{L1_{\text{MIN}} \times L2_{\text{MIN}}}{L1_{\text{MIN}} + L2_{\text{MIN}}}
$$

and

 $IL_{AVG} = IL1_{AVG} + IL2_{AVG}$

where ILA_{VG} represents the total average current through both the inductors, connected together for SEPIC configuration. Use these values in the calculations for the SEPIC configuration in the following sections.

Select coupling capacitor CS so that the peak-to-peak ripple on it is less than 2% of the minimum input supply voltage. This ensures that the second-order effects created by the series resonant circuit comprising L1, CS, and L2 do not affect the normal operation of the converter. Use the following equation to calculate the minimum value of CS.

Equation 24:

$$
CS \ge \frac{I_{LED} \times D_{MAX}}{V_{IN_MIN} \times 0.02 \times f_{SW}}
$$

where CS is the minimum value of the coupling capacitor in farads, ILED is the LED current in amperes, and the factor 0.02 accounts for 2% ripple.

Current-Sense Resistor and Slope Compensation

The MAX25530 backlight boost generates a current ramp for slope compensation. This ramp current is in sync with the

switching frequency, starting from zero at the beginning of every clock cycle and rising linearly to reach 50μA at the end of the clock cycle. The slope-compensating resistor (R_{SC}) is connected between the CS input and the source of the external MOSFET. This adds a programmable ramp voltage to the CS input voltage to provide slope compensation.

Use the following equation to calculate the value of slope-compensation resistance (R_{SC}) :

Equation 25: (for boost configuration):

 $R_{\text{SC}} = \frac{(V_{\text{LED}} - 2 \times V_{\text{IN}} \text{ MIN}) \times R_{\text{CS}} \times 3}{L_{\text{NIN}} \times 50 \text{ UA} \times f_{\text{CIM}} \times 4}$ *L*MIN × 50μA × *f*SW × 4

Equation 26: (for SEPIC and coupled-inductor configurations):

$$
R_{\rm SC} = \frac{(V_{\rm LED} - V_{\rm IN_MIN}) \times R_{\rm CS} \times 3}{L_{\rm MIN} \times 50 \mu \text{A} \times f_{\rm SW} \times 4}
$$

where V_{LED} and V_{IN} _{MIN} are in volts, R_{SC} and R_{CS} are in ohms, L_{MIN} is in henries, and f_{SW} is in hertz. The value of the switch current-sense resistor (R_{CS}) can be calculated as follows:

Equation 27: (for the boost configuration):

 $R_{\text{CS}} = \frac{4 \times L_{\text{MIN}} \times f_{\text{SW}} \times 0.39 \times 0.9}{4 \times L_{\text{MIN}} \times f_{\text{SW}} \times 0.99 \times$

*I*LP × 4 × *L*MIN × *f*SW + *D*MAX × (*V*LED − 2 × *V*IN_MIN) × 3

Equation 28: (for SEPIC and coupled-inductor configurations):

 $R_{\text{CS}} = \frac{4 \times L_{\text{MIN}} \times f_{\text{SW}} \times 0.39 \times 0.9}{4 \times L_{\text{MIN}} \times f_{\text{SW}} \times 0.39 \times 0.9}$ *I*LP × 4 × *L*MIN × *f*SW + *D*MAX × (*V*LED − *V*IN_MIN) × 3

where 0.39 is the minimum value of the peak current-sense threshold. The current-sense threshold also includes the slope-compensation component. The minimum current-sense threshold of 0.4 is multiplied by 0.9 to take tolerances into account.

Output Capacitor Selection

For all converter topologies, the output capacitor supplies the load current when the main switch is on. The function of the output capacitor is to reduce the converter output ripple to acceptable levels. The entire output-voltage ripple appears across the constant-current sink outputs because the LED string voltages are stable due to the constant current. For the MAX25530, limit the peak-to-peak output-voltage ripple to 200mV to get stable output current.

The ESR, ESL, and bulk capacitance of the output capacitor contribute to the output ripple. In most applications, using low-ESR ceramic capacitors can dramatically reduce the output ESR and ESL effects, connecting multiple ceramic capacitors in parallel to achieve the required bulk capacitance. To minimize audible noise during PWM dimming however, it may be desirable to limit the use of ceramic capacitors on the boost output. In such cases, an additional electrolytic or tantalum capacitor can provide the majority of the bulk capacitance.

External Switching-MOSFET Selection

The external switching MOSFET should have a voltage rating sufficient to withstand the maximum boost output voltage, together with the rectifier diode drop and any possible overshoot due to ringing caused by parasitic inductance and capacitance. The recommended MOSFET V_{DS} voltage rating is 30% higher than the sum of the maximum output voltage and the rectifier diode drop.

The continuous-drain current rating of the MOSFET (ID), when the case temperature is at the maximum operating ambient temperature, should be greater than that calculated below.

Equation 29:

$$
ID_{RMS} = (\sqrt{IL_{AVG}^2 \times D_{MAX}}) \times 1.3
$$

The MOSFET dissipates power due to both switching losses and conduction losses. Use the following equation to calculate the conduction losses in the MOSFET.

Equation 30:

 $P_{\text{COND}} = IL^{2}_{\text{AVG}} \times D_{\text{MAX}} \times P_{\text{DS}(\text{ON})}$

where R_{DS(ON)} is the on-state drain-to-source resistance of the MOSFET. Use the following equation to calculate the switching losses in the MOSFET.

Equation 31:

$$
P_{\text{SW}} = \frac{\mathsf{IL}_{\text{AVG}} \times V_{\text{LED}}^2 \times C_{\text{GD}} \times f_{\text{SW}}}{2} \times \left(\frac{1}{I_{\text{GON}}} + \frac{1}{I_{\text{GOFF}}}\right)
$$

where I_{GON} and I_{GOFF} are the gate currents of the MOSFET in amperes when it is turned on and turned off, respectively. C_{GD} is the gate-to-drain MOSFET capacitance in farads.

Rectifier Diode Selection

Using a Schottky rectifier diode produces less forward drop and puts the least burden on the MOSFET during reverse recovery. A diode with considerable reverse-recovery time increases the MOSFET switching loss. Select a Schottky diode with a voltage rating 20% higher than the maximum boost-converter output voltage and current rating greater than that calculated in the following equation.

Equation 32:

$$
I_D = IL_{\text{AVG}} \times (1 - D_{\text{MAX}}) \times 1.2
$$

Feedback Compensation

During normal operation, the feedback control loop regulates the minimum OUT_ voltage to fall within the window comparator limits of 0.8V and 1.1V when LED string currents are enabled during PWM dimming. When LED currents are off during PWM dimming, the control loop turns off the converter and stores the steady-state condition in the form of capacitor voltages, primarily the output filter-capacitor voltage and compensation-capacitor voltage. When the PWM dimming pulses are less than 24 switching-clock cycles, the feedback loop regulates the converter output voltage to 95% of the OVP threshold.

The worst-case condition for the feedback loop is when the LED driver is in normal mode regulating the minimum OUT_ voltage. The switching converter small-signal transfer function has a right-half plane (RHP) zero for boost configuration if the inductor current is in continuous-conduction mode. The RHP zero adds a 20dB/decade gain and a 90° phase lag, which is difficult to compensate.

The worst-case RHP zero frequency (f_{ZRHP}) is calculated as follows:

Equation 33 (for boost configuration):

$$
f_{\text{ZRHP}} = \frac{V_{\text{LED}} \times (1 - D_{\text{MAX}})^2}{2\pi \times L \times I_{\text{LED}}}
$$

Equation 34 (for SEPIC configuration):

$$
f_{\text{ZRHP}} = \frac{V_{\text{LED}} \times (1 - D_{\text{MAX}})^2}{2\pi \times L \times I_{\text{LED}} \times D_{\text{MAX}}}
$$

where f_{ZRHP} is in hertz, V_{LED} is in volts, L is the inductance value of L1 in henries, and I_{I} F_D is in amperes. A simple way to avoid this zero is to roll off the loop gain to 0dB at a frequency less than 1/5 of the RHP zero frequency with a -20dB/ decade slope.

The switching converter small-signal transfer function also has an output pole. The effective output impedance, together with the output filter capacitance, determines the output pole frequency (f_{P1}) , calculated as follows:

Equation 35 (for boost configuration):

$$
f_{P1} = \frac{I_{LED}}{2\pi \times V_{LED} \times C_{OUT}}
$$

Equation 36 (for SEPIC configuration):

$$
f_{P1} = \frac{I_{LED} \times D_{MAX}}{2\pi \times V_{LED} \times C_{OUT}}
$$

where f_{P1} is in hertz, V_{LED} is in volts, I_{LED} is in amperes, and C_{OUT} is in farads. Compensation components (R_{COMP}) and C_{COMP}) perform two functions: C_{COMP} introduces a low-frequency pole that presents a -20dB/ decade slope to the loop gain, and R_{COMP} flattens the gain of the error amplifier for frequencies above the zero formed by R_{COMP} and C_{COMP} . For compensation, this zero is placed at the output pole frequency (f_{P1}), so it provides a -20dB/decade slope for frequencies above f_{P1} to the combined modulator and compensator response.

The value of R_{COMP} needed to fix the total loop gain at f_{P1}, so the total loop gain crosses 0dB with -20dB/decade slope at 1/5 the RHP zero frequency, is calculated as follows.

Equation 37 (for boost configuration):

$$
R_{\text{COMP}} = \frac{f_{\text{ZRHP}} \times R_{\text{CS}} \times I_{\text{LED}}}{5 \times f_{P1} \times \text{GM}_{\text{COMP}} \times V_{\text{LED}} \times \left(1 - D_{\text{MAX}}\right)}
$$

Equation 38 (for SEPIC configuration):

$$
R_{\text{COMP}} = \frac{f_{\text{ZRHP}} \times R_{\text{CS}} \times I_{\text{LED}} \times D_{\text{MAX}}}{5 \times f_{P1} \times \text{GM}_{\text{COMP}} \times V_{\text{LED}} \times \left(1 - D_{\text{MAX}}\right)}
$$

where R_{COMP} is the compensation resistor in ohms, f_{ZRHP} and f_{P2} are in hertz, R_{CS} is the switch current-sense resistor in ohms, and GM_{COMP} is the transconductance of the error amplifier (700 μ S).

The value of C_{COMP} is calculated as follows.

Equation 39:

$$
C_{\text{COMP}} = \frac{1}{2\pi \times R_{\text{COMP}} \times f_{Z1}}
$$

where f_{Z1} is the compensation zero placed at 1/5 of the crossover frequency that is, in turn, set at 1/5 of the f_{ZRHP}. If the output capacitors do not have low ESR, the ESR zero frequency may fall within the 0dB crossover frequency. An additional pole may be required to cancel out this pole placed at the same frequency. This is usually implemented by connecting a capacitor in parallel with C_{COMP} and R_{COMP}.

Typical Application Circuits

Typical Application Circuit for I2C Mode

Typical Application Circuits (continued)

Typical Application Circuits (continued)

Ordering Information

/V Denotes an automotive-qualified part.

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

**EP = Exposed pad.*

Y = Side-wettable (SW) package

***Future product—contact factory for availability.*