

## **General Description**

The MAX31329 low-current, real-time clock (RTC) is a timekeeping device that provides timekeeping current in nanoamperes, thus extending battery life. The MAX31329 incorporates an integrated 32.768kHz crystal, which eliminates the need for an external crystal. This device is accessed through an I2C serial interface. The MAX31329 features one digital Schmitt trigger input (DIN) and generates an interrupt output on a falling or rising edge of this digital input. An integrated power-on reset function ensures deterministic default register status upon power-up. Other features include two timeof-day alarms, interrupt outputs, a programmable square-wave output, and a serial bus timeout mechanism.

The clock/calendar provides seconds, minutes, hours, day, date, month, and year information. The date at the end of the month is automatically adjusted for months with fewer than 31 days, including corrections for leap year. The clock operates in either 24-hour or 12-hour format. The MAX31329 also includes a clock input for synchronization. When a reference clock (e.g., 32kHz, 50Hz/60Hz power line, GPS 1pps) is present at the CLKIN pin and the enable external clock input bit (ENCLKIN) is set to 1, the MAX31329 RTC is frequencylocked to the external clock and the clock accuracy is determined by the external source.

The device is available in a lead (Pb)-free/RoHScompliant, 10-pin, 5mm x 5mm LGA package. The device supports the -40°C to +85°C extended temperature range.

## **Applications**

- Industrial Equipment
- Test and Measurement Equipment
- **Energy Meters**
- **Medical Devices**
- Portable Instruments
- Factory Automation
- **IoT** Devices
- Surveillance Cameras
- **Servers**

### **Benefits and Features**

- Increases Battery Life
	- 240nA Timekeeping Current
	- Trickle Charger for External Supercapacitor or Rechargeable Battery
- Provides Flexible Configurability
	- A Schmitt Trigger Input for Event Detection
	- Programmable Square-Wave Output for Clock Monitoring
	- Two Interrupt Pins for Multiple Wakeup **Configurations**
	- Clock Input Pin for External Clock **Synchronization**
- Saves Board Space
	- Integrated Crystal and Load Capacitors Tuned to ±5ppm Typical Clock Accuracy
	- 5mm x 5mm, 10-Pin LGA Package
- Value-Added Features for Ease-of-Use
	- +1.6V to +5.5V Operating Voltage Range
	- Two Time-of-Day Alarms
	- Countdown Timer with Repeat and Pause **Functions**
	- 64-Byte RAM for User Data Storage
- Integrated Protection
	- Power-on Reset for Default Configuration
	- Automatic Switchover to Backup Battery or Supercapacitor on Power-Fail
	- Lockup-Free Operation with Bus Timeout

*[Ordering Information](#page-33-0) appears at end of data sheet.*

*19-100992; Rev 1; 12/21*

© 2021 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. One Analog Way, Wilmington, MA 01887 U.S.A. | Tel: 781.329.4700 | @ 2021 Analog Devices, Inc. All rights reserved.



## **Simplified Block Diagram**

## **Absolute Maximum Ratings**





Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any *other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

## **Package Information**



For the latest package outline information and land patterns (footprints), go to *[www.maximintegrated.com/packages.](http://www.maximintegrated.com/packages)* Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to *[www.maximintegrated.com/thermal-tutorial.](http://www.maximintegrated.com/thermal-tutorial)*

## <span id="page-2-0"></span>**Electrical Characteristics**







(V<sub>CC</sub> = +1.6V to +5.5V = typical values at V<sub>CC</sub> = +3.0V, unless otherwise noted. Limits are 100% tested at T<sub>A</sub> = +25°C. *[Note 1](#page-4-0)*.)



(V<sub>CC</sub> = +1.6V to +5.5V = typical values at V<sub>CC</sub> = +3.0V, unless otherwise noted. Limits are 100% tested at T<sub>A</sub> = +25°C. *[Note 1](#page-4-0)*.)

<span id="page-4-0"></span>**Note 1:** Limits at -40°C and +85°C are guaranteed by design; not production tested.

<span id="page-4-1"></span>**Note 2:** Voltage referenced to ground.

- <span id="page-4-2"></span>**Note 3:** Specified with I<sup>2</sup>C bus inactive. Oscillator operational. (ENCLKO = 0, ENCLKIN = 0).
- <span id="page-4-3"></span>**Note 4:** The minimum SCL clock frequency is limited by the bus timeout feature, which resets the serial bus interface if SCL is held low for t<sub>TIMEOUT</sub>.
- <span id="page-4-4"></span>**Note 5:** After this period, the first clock pulse is generated.
- <span id="page-4-5"></span>**Note 6:** A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the V<sub>IHMIN</sub> of the SCL signal) to bridge the undefined region of the falling edge of SCL.

<span id="page-4-6"></span>**Note 7:** The maximum t<sub>HD:DAT</sub> need only be met if the device does not stretch the low period (t<sub>LOW</sub>) of the SCL signal.

<span id="page-4-7"></span>**Note 8:** A fast-mode (400kHz) device can be used in a standard-mode (100kHz) system, but the requirement t<sub>SU:DAT</sub> ≥ 250ns must then be met. This is automatically the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line  $t_{\text{RMAX}} + t_{\text{SU}:DAT} = 1000 +$ 250 = 1250ns before the SCL line is released.

- <span id="page-4-8"></span>**Note 9:** C<sub>B</sub> is the total capacitance of one bus line, including all connected devices, in pF.
- <span id="page-4-9"></span>**Note 10:** Guaranteed by design; not 100% production tested.
- <span id="page-4-10"></span>**Note 11:** The parameter t<sub>OSF</sub> is the period of time the oscillator must be stopped for the OSF flag to be set over  $V_{\rm CC}$  range.
- <span id="page-4-11"></span>**Note 12:** The device I2C interface is in reset state and can receive a new START condition when SCL is held low for at least  $t_{\text{TIMEOUTMAX}}$ . Once the device detects this condition, the SDA output is released. The oscillator must be running for this function to work.

# **Typical Operating Characteristics**

 $(T_A = +25^{\circ}C,$  unless otherwise noted.)





CLKOUT/INTB OUTPUT VOLTAGE HIGH vs. OUTPUT CURRENT





# **Pin Configuration**



# **Pin Descriptions**



## **Detailed Description**

The MAX31329 low-current, real-time clock (RTC) is a timekeeping device that provides nanoamperes timekeeping current, extending battery life. The clock/calendar provides seconds, minutes, hours, day, date, month, and year information. The date at the end of the month is automatically adjusted for each month, including corrections for leap year through 2199. The clock operates in either 24-hour or 12-hour format.

The MAX31329 is accessed through an I2C serial interface. The device features one digital Schmitt trigger input and generates an interrupt output on a falling or rising edge of this input (DIN). An integrated power-on reset function ensures deterministic default register status upon power-up. Soft reset is required after a brownout or brief blackout. Other features include two time-of-day alarms, two interrupts, a programmable square-wave output, a countdown timer, and a bus timeout mechanism that resets the I<sup>2</sup>C bus if it remains inactive for a minimum of t<sub>TIMEOUT</sub>. The MAX31329 uses an integrated 32.768kHz crystal. The oscillator circuit does not require any external resistors or capacitors to operate. The MAX31329 also accepts an external clock reference for synchronization. The external clock can be a 32.768kHz, 50Hz, 60Hz, or 1Hz source. When the enable oscillator bit (ENOSC) is set to 1, the MAX31329 uses the oscillator for timekeeping. If the enable external clock input bit (ENCLKIN) is set to 1, the time base derived from the oscillator is compared to the 1Hz signal that is derived from the CLKIN signal. The conditioned signal drives the RTC time and date counters. When the external clock is lost or when the frequency differs more than ±0.8% from the crystal frequency, the loss-of-sync (LOS) flag is asserted.

Address and data are transferred serially through an I2C serial interface.

#### **Clock/Calendar**

The time and calendar information are obtained by reading the appropriate I2C registers. The time and calendar data are set or initialized by writing to the appropriate time/date registers. The contents of the time and calendar registers are in the binary-coded decimal (BCD) format. The century bit (bit 7 of the Month register) is toggled when the Year register overflows from 99 to 00. The day-of-week register increments at midnight. Values that correspond to the day of week are user-defined but must be sequential (i.e., if 1 equals Sunday, then 2 equals Monday, and so on). Illogical time and date entries result in undefined operation. When reading or writing the time and date registers, secondary buffers are used to prevent errors when the internal registers update. When reading the time and date registers, the secondary buffers are synchronized to the internal registers on any I<sup>2</sup>C START and when the register pointer rolls over to zero. The time information is read from these secondary registers, while the clock continues to run. This eliminates the need to reread the registers in case the main registers update during a read.

#### **I2C Interface**

The I<sup>2</sup>C interface is guaranteed to operate when  $V_{CC}$  is between 1.6V and 5.5V. The I<sup>2</sup>C interface is accessible whenever  $V_{CC}$  is at a valid level. To prevent invalid device operation, the I<sup>2</sup>C interface should not be accessed when  $V_{CC}$  is below +1.6V. The slave address is defined as the 7 most significant bits (MSbs) sent by the master after a START condition. The address is 0xD0 (left justified with LSb set to 0). The 8th bit is used to define a write or read operation. If a microcontroller connected to the MAX31329 resets during I2C communication, it is possible that the microcontroller and the MAX31329 could become unsynchronized. When the microcontroller resets, the MAX31329 I2C interface can be placed into a known state by holding SCL low for  $t_{\text{TIMEOUT}}$ . Doing so limits the minimum frequency at which the I<sup>2</sup>C interface can be operated. If data is being written to the device when the interface timeout is exceeded, prior to the acknowledge, the incomplete byte of data is not written.



*Figure 1. Data Transfer on I*2*C Serial Bus*

### **Burst Mode**

Burst read/write allows the controller to read/write multiple consecutive bytes from a device. It is initiated in the same manner as the byte read/write operation, but instead of terminating the read/write cycle after the first data byte is transferred, the controller can read/write to the whole register array. In burst write operation, after the receipt of each byte, the device responds with an acknowledge, and the address is internally incremented by one. When the address pointer reaches the end of the register address list, it goes back to the first register address. In burst read mode, the controller responds with an acknowledge, indicating it is waiting for additional data. The device continues to output data for each acknowledge received. The controller terminates the read operation by not responding with an acknowledge and issuing a STOP condition.

#### **Oscillator Circuit**

The MAX31329 uses an integrated 32.768kHz crystal. The oscillator circuit does not require any external resistors or capacitors to operate. After the oscillator is enabled, the startup time of the oscillator circuit is usually less than 1 second.

#### **Power Management**

The MAX31329 has a power-management function which monitors supply voltage on  $V_{CC}$  and backup battery voltage on V<sub>BAT</sub>, and then determines which source to use as internal supply. There is a PFAIL interrupt flag status bit in the register map to indicate the power-fail condition. In power-management mode, the V<sub>BAT</sub> pin should be connected to the backup battery. If there is no backup battery,  $V_{BAT}$  should be tied to ground. Power-management control bits Pwr\_mgmt[3:2] (register 0x18h) are used as follows: For the Power-Management Auto and Trickle Charger mode, specify a "power-fail voltage" with the register Pwr\_mgmt[3:2]. Pwr\_mgmt[3:2] = 01b sets the power-fail voltage to  $V<sub>TH1</sub>$ . Pwr\_mgmt[3:2] = 10b sets the powerfail voltage to V<sub>TH2</sub>. Pwr\_mgmt[3:2] = 11b sets the power-fail voltage to V<sub>TH3</sub>. See the values of V<sub>TH1</sub>, V<sub>TH2</sub>, and V<sub>TH3</sub> in the *[Electrical Characteristics](#page-2-0)* table. Note that Pwr\_mgmt[3:2] = 00b, V<sub>TH1</sub> is not a valid power-fail voltage. Once the powerfail voltage is set, the MAX31329 switches backup battery to the internal power supply if and only if main supply  $V_{CC}$  is lower than both the power-fail voltage and the backup battery voltage. Otherwise,  $V_{CC}$  remains as the main supply. There is an PFAIL interrupt flag status bit in the status reg (00h) register that can be used as a power-fail flag. The PFAIL interrupt flag monitors the V<sub>CC</sub> supply and is set when V<sub>CC</sub> falls below the power-fail threshold voltage set through PFVT in the Pwr\_mgmt (18h) register or when power-fail threshold voltage is adjusted to cross above  $V_{CC}$ .



## **Table 1. Power Management**

### **Trickle Charger**

The trickle charger is for charging an external supercapacitor or a rechargeable battery. The maximum charging current can be calculated as follows:

#### $I_{MAX} = (V_{CC} - V_D - V_{BAT})/R$

Where  $V_D$  is the diode voltage drop,  $V_{BAT}$  is the voltage of the battery being charged, and R is the resistance selected in the charging path. As the battery charges, the battery voltage increases and the voltage across the charging path decreases. Therefore, the charging current also decreases.



*Figure 2. Trickle Charger Register (19h)*

#### **Interrupt Status and Outputs**

When an interrupt is asserted, a corresponding status bit in Int status reg (xxh) becomes "1", and an interrupt output transitions from high to low. The interrupt status bit and output can be cleared by reading Int\_status\_reg. See *[Table 2](#page-10-0)* for interrupt configurations.

#### <span id="page-10-0"></span>**Table 2. Interrupt Modes**



#### **Data Retention Mode**

The MAX31329 features a Data Retention mode wherein the device shuts down its internal functional blocks (including the oscillator) except the I2C interface. The device consumes 5nA (typ) in this mode. It retains all of the register contents, including the last valid date and time values. Exit Data Retention mode to resume counting. User data can be preserved in this mode as long as the active supply is present. To enter the Data Retention mode, write "1" to DATA\_RET in the RTC\_config1(03h) register. To exit the Data Retention mode, write "0" to DATA\_RET in the RTC\_config1(03h) register.

### **Alarms**

The MAX31329 contains two time-of-day/date alarms. Alarm1 can be set by writing to registers 0Dh–12h. Alarm2 can be set by writing to registers 13h–15h. See *[Table 3](#page-11-0)* and *[Table 4](#page-11-1)*. The alarms can be programmed by the A1IE and A2IE bits in Int\_en register to activate the INT output on an alarm match condition. Bit 7 of each of the time-of-day/date alarm registers and bit 6 of Alm1\_mon register are mask bits (*[Table 2](#page-10-0)*). When all the mask bits for each alarm are logic 0, an alarm only occurs when the values in the timekeeping registers match the corresponding values stored in the time-of-day, date, month, and year alarm registers. The alarms can also be programmed to repeat every second, minute, hour, day, or date. *[Table 3](#page-11-0)* and *[Table 4](#page-11-1)* show the possible settings. Configurations not listed in the table result in illogical operation. The DY\_DT bit (bit 6 of the alarm day/date registers) controls whether the alarm value stored in bits 0–5 of that register represents the day of the week or the date of the month. If DY\_DT is written to logic 0, the alarm is the result of a match with date of the month. If DY DT is written to logic 1, the alarm is the result of a match with day of the week.

### <span id="page-11-0"></span>**Table 3. Alarm1 Modes**



## <span id="page-11-1"></span>**Table 4. Alarm2 Modes**



### **Countdown Timer**

The MAX31329 features a countdown timer with a pause function. The timer can be configured by writing into registers Timer\_config (05h) and Timer\_init (17h). The Timer\_init register should be loaded with the initial value from which the timer would start counting down. The Timer\_config register allows these configuration options:

- Select the frequency of the timer using the TFS[1:0] field.
- Start/stop the timer using the TE (Timer Enable) bit.
- Enable/disable the timer repeat function using the TRPT bit. This function reloads and restarts the timer with the same init value once it counts down to 0.
- Pause/resume the countdown at any time when the timer is enabled using the TPAUSE bit (explained below).

The timer can be programmed to assert the INT output (see *[Table 2](#page-10-0)*) whenever it counts down to 0. This can be enabled/disabled using the TIE bit in register Int\_en register (01h).

The TPAUSE bit is only valid when  $TE = 1$ . This bit must be reset to 0 whenever TE is reset to 0.

*[Table 5](#page-12-0)* highlights the steps to be used for various use cases involving TE and TPAUSE.

Typical use cases:

- Countdown timer without pause: Step 1 -> Step 2 -> Step 1, and so on
- Countdown timer with pause: Step 1 -> Step 2 -> Step 3a -> Step 3b -> Step 1, and so on

## <span id="page-12-0"></span>**Table 5. Countdown Timer Sequence**



## **Applications Information**

#### **Power Supply Decoupling**

To achieve the best results when using the device, decouple the V<sub>CC</sub> and/or V<sub>BAT</sub> power supplies with 0.1μF and/or 1.0μF capacitors. Use a high-quality, ceramic surface-mount capacitor if possible. Surface-mount components minimize lead inductance, which improves performance and ceramic capacitors tend to have adequate high-frequency response for decoupling applications. If communications during battery operation are not required, the  $V_{\text{BAT}}$  decoupling capacitor can be omitted.

#### **Using Open-Drain Outputs**

The INTA output is open-drain and, therefore, requires external pullup resistor to realize logic-high output levels. Pullup resistor values around 10kΩ are typical.

#### **Battery Leakage Current**

When the MAX31329 switches from V<sub>CC</sub> to V<sub>BAT</sub> supply, all of the I/O buffers internally operate on a V<sub>BAT</sub> supply rail. If these pins are externally connected to an intermediate voltage level (between 0.7V and  $V_{BAT}$  - 0.7V), there will be a high leakage current (tens of microamperes) on the V<sub>BAT</sub> supply. This scenario can occur when the system V<sub>CC</sub> rail is discharging and the MAX31329 has switched to  $V_{BAT}$  supply, but the I/O pins are pulled up to the V<sub>CC</sub> rail. Set EN\_IO = 0 in RTC\_Config1 register (03h) to ensure that all of the open-drain I/O pins (SDA, SCL, INTA/CLKIN) are disabled before switching the main supply to  $V_{\text{BAT}}$  to minimize the leakage current. These pins will be automatically enabled when the MAX31329 switches back to the  $V_{CC}$  supply.

#### **SDA and SCL Pullup Resistors**

SDA is an open-drain output and requires an external pullup resistor to realize a logic-high level. Because the device does not use clock cycle stretching, a master using either an open-drain output with a pullup resistor or CMOS output driver (pushpull) could be used for SCL.

#### **Handling**

The MAX31329 package contains an integrated resonator. Pick-and-place equipment can be used, but precautions should be taken to ensure that excessive shocks are avoided. Ultrasonic cleaning should be avoided to prevent damage to the resonator.

# **Typical Application Circuit**



# **Register Map**

**REGS**









Register Details

#### **STATUS (0x0)**

Interrupt Status Register







## **INT\_EN (0x1)**

### Interrupt Enable Register







#### **RTC\_RESET (0x2)**

RTC Software Reset Register





#### **RTC\_CONFIG1 (0x3)**

RTC Configuration Register







### **RTC\_CONFIG2 (0x4)**

RTC Configuration Register





#### **TIMER\_CONFIG (0x5)**

Countdown Timer Configuration Register







#### **SECONDS (0x6)**

Seconds Configuration Register





#### **MINUTES (0x7)**

Minutes Configuration Register







#### **HOURS (0x8)**

Hours Configuration Register





### **DAY (0x9)**

Day Configuration Register





### **DATE (0xA)**

Date Configuration Register





### **MONTH (0xB)**

### Month Configuration Register





### **YEAR (0xC)**

Year Configuration Register







#### **ALM1\_SEC (0xD)**

Alarm1 Seconds Configuration Register



Alarm 1 can be set by writing to registers 0Dh–12h. See the Register Map. The alarm can be programmed by the A1IE bit in Int\_en reg (01h) register to activate the INT output on an alarm match condition. Bit 7 of each of the time-of-day/date alarm registers, and Bit 7 and 6 of the month alarm register are mask bits. When all of the mask bits of each alarm are logic 0, an alarm only occurs when the values in the timekeeping registers match the corresponding values stored in the time-ofday/date alarm registers. The alarm can also be programmed to repeat every second, minute, hour, day, date, month, or year. The table above shows the possible settings. Configurations not listed in the table result in illogical operation. The DY\_DT bit (bit 6 of the alarm day/date registers) controls whether the alarm value stored in bits 0–5 of that register reflects the day of the week or the date of the month. If DY\_DT is written to logic 0, the alarm is the result of a match with date of the month. If DY\_DT is written to logic 1, the alarm is the result of a match with the day of the week.





### **ALM1\_MIN (0xE)**

Alarm1 Minutes Configuration Register





### **ALM1\_HRS (0xF)**

Alarm1 Hours Configuration Register







#### **ALM1\_DAY\_DATE (0x10)**

Alarm1 Day/Date Configuration Register





#### **ALM1\_MON (0x11)**

Alarm1 Month Configuration Register







#### **ALM1\_YEAR (0x12)**

Alarm1 Year Configuration Register





#### **ALM2\_MIN (0x13)**

Alarm 2 can be set by writing to registers 13h–15h. See the Register Map. The alarm can be programmed by the A2IE bit in Int en reg (01h) register to activate the INT output on an alarm match condition. Bit 7 of each of the time-of-day/date alarm registers are mask bits. When all of the mask bits of each alarm are logic 0, an alarm only occurs when the values in the timekeeping registers match the corresponding values stored in the time-of-day/date alarm registers. The alarm can also be programmed to repeat every minute, hour, day, or date. The table below shows the possible settings. Configurations not listed in the table result in illogical operation. The DY\_DT bit (bit 6 of the alarm day/date registers) controls whether the alarm value stored in bits 0–5 of that register reflects the day of the week or the date of the month. If DY\_DT is written to logic 0, the alarm is the result of a match with date of the month. If DY\_DT is written to logic 1, the alarm is the result of a match with day of the week.







#### **ALM2\_HRS (0x14)**

Alarm2 Hours Configuration Register







#### **ALM2\_DAY\_DATE (0x15)**

Alarm2 Day/Date Configuration Register





#### **TIMER\_COUNT (0x16)**

Countdown Timer Value Register





#### **TIMER\_INIT (0x17)**

Countdown Timer Initialization Register





#### **PWR\_MGMT (0x18)**

Power-Management Configuration Register





#### **TRICKLE\_REG (0x19)**

Trickle Charge Configuration Register







#### **Ram\_reg (0x22, 0x23, 0x24, 0x25, 0x26, 0x27, 0x28, 0x29, 0x2A, 0x2B, 0x2C, 0x2D, 0x2E, 0x2F, 0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x3A, 0x3B, 0x3C, 0x3D, 0x3E, 0x3F, 0x40, 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x5B, 0x5C, 0x5D, 0x5E, 0x5F, 0x60, 0x61)**





# <span id="page-33-0"></span>**Ordering Information**



*+Denotes a lead(Pb)-free/RoHS-compliant package.*

*T = Tape and reel.*

*Crystal A/B identification is for internal use only. There is no difference in part performance with either crystal.*