

General Description

Applications

The MAX34561 is a dual, self-contained, hot-plug switch intended to be used on +12V and +5V power rails to limit through current and to control the power-up output-voltage ramp. The device contains two on-board n-channel power MOSFETs that are actively closed-loop controlled to ensure that an adjustable current limit is not exceeded. The maximum allowable current through the device is adjusted by external resistors connected between the LOAD and ILIM pins.

The device can control the power-up output-voltage ramp. Capacitors connected to the VRAMP pins set the desired voltage-ramp rate. The output voltages are unconditionally clamped to keep input overvoltage stresses from harming the load. The device also contains adjustable power-up timers. Capacitors connected to the TIMER pins determine how long after power-on reset (POR) the device should wait before starting to apply power to the loads. The TIMER pins can be driven with a digital logic output to create a device-enable function.

The device contains an on-board temperature sensor with hysteresis. If operating conditions cause the device to exceed an internal thermal limit, the device either unconditionally shuts down and latches off awaiting a POR, or waits until the device has cooled by the hysteresis amount and then restarts.

> **RAID/Hard Drives** Servers/Routers PCI/PCI Express® InfiniBand^{TM/SM} **Base Stations**

 Completely Integrated Hot-Plug Functionality for +12V and +5V Power Rails

- Dual Version of the DS4560
- On-Board Power MOSFETs (68mΩ and 43mΩ)
- No High-Power RSENSE Resistors Needed
- Adjustable Current Limits
- Adjustable Output-Voltage Slew Rates
- Adjustable Power-Up Enable Timing
- Output Overvoltage Limiting
- On-Board Thermal Protection
- On-Board Charge Pump
- User-Selectable Latchoff or Automatic Retry Operation

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX34561T+	-40°C to +85°C	24 TQFN-EP*
MAX34561T+T	-40°C to +85°C	24 TQFN-EP*

+Denotes a lead(Pb)-free/RoHS compliant package. T = Tape and reel.

*EP = Exposed pad.

PCI Express is a registered trademark of PCI-SIG Corp. InfiniBand is a trademark and service mark of InfiniBand Trade Association.

MIXI/M

Maxim Integrated Products 1

Features

MAX3456

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

Voltage Range on V _{CC5} Relative to GND0.3V to +6.5V Voltage Range on V _{CC12} Relative to GND0.3V to +18V Voltage Range on ILIM5, VRAMP5,
TIMER5, ARD5 Relative to GND0.3V to (VCC5 + 0.3V),
not to exceed +6.5V
Voltage Range on ILIM12, VRAMP12
Relative to GND0.3V to (V _{CC12} + 0.3V), not to exceed +18V
Voltage Range on TIMER12, ARD12
Relative to GND0.3V to +5V (VREG)
5V Drain Current Continuous2A Peak4A

12V Drain Current	
Continuous	3A
Peak	4A
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
TQFN (derate 20.8mW/°C above +70°C)	
Operating Junction Temperature Range	40°C to +135°C
Operating Temperature Range	
Storage Temperature Range	
Lead Temperature (soldering, 10s)	
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

 $(T_J = -40^{\circ}C \text{ to } + 135^{\circ}C)$

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
V _{CC5} Voltage	V _{CC5}	(Notes 1, 2)	4.0	5.0	5.5	V
VCC12 Voltage	VCC12	(Notes 1, 2)	9	12	13.2	V
RILIM_ Value	RILIM_		20		400	Ω
CVRAMP_ Value	CVRAMP_		0.04		5	μF
CTIMER_ Value	CTIMER_		0.04		5	μF
	Man	TIMER5	2.1	VC	C5 + 0.3	1/
TIMER_ Turn-On Voltage	Von	TIMER12	2.6		5.0	V
TIMER_ Turn-Off Voltage	Voff		-0.3		+1.5	V

ELECTRICAL CHARACTERISTICS

(V_{CC5} = +5V, V_{CC12} = +12V, T_J = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
VCC5 Supply Current	ICC5	(Note 3)		1.5	2	mA
V _{CC12} Supply Current	ICC12	(Note 3)		1.5	2.25	mA
5V UVLO: Rising	Vur5			3.7	3.95	V
5V UVLO: Falling	V _{UF5}		2.7	3.2		V
5V UVLO: Hysteresis	VUH5			0.5		V
12V UVLO: Rising	VUR12			8	8.5	V
12V UVLO: Falling	VUF12		6.5	7		V
12V UVLO: Hysteresis	VUH12			1		V
5V On-Resistance	Ron5			43	56	mΩ
12V On-Resistance	RON12			68	88	mΩ
5V Internal Voltage Reference	VREF5			1.80		V
12V Internal Voltage Reference	VREF12			2.35		V

ELECTRICAL CHARACTERISTICS (continued)

(V_{CC5} = +5V, V_{CC12} = +12V, T_J = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
5V MOSFET Output Capacitance	Cout	(Note 4)		400		pF
12V MOSFET Output Capacitance	Соит	(Note 4)		400		pF
5V and 12V Delay Time from Enable to Beginning of Conduction	tpond	CVRAMP_ = 1µF		8		ms
5V and 12V Gate-Charging Time from Conduction to 90% of V _{OUT}	tGCT	$C_{VRAMP} = 1\mu F, C_{LOAD} = 1000\mu F$	48	64	80	ms
Shutdown Junction Temperature	TSHDN	(Note 4)	120	135	150	°C
Thermal Hysteresis	T _{HYS}	(Note 4)		40		°C
TIMER_ Charging Current	ITIMER		64	80	96	μA
VRAMP_ Charging Current	Ivramp		64	80	96	μA
5V Overvoltage Clamp	Vovc5		5.5	6.0	6.5	V
12V Overvoltage Clamp	Vovc12		13.2	15	16.5	V
5V Power-On Short-Circuit Current Limit	ISCL5	$R_{ILIM5} = 47\Omega$ (Note 5)	0.6	1.0	1.5	A
12V Power-On Short-Circuit Current Limit	ISCL12	$R_{ILIM12} = 47\Omega$ (Note 5)	0.6	1.0	1.5	A
5V Operating Overload Current Limit	IOVL5	$R_{ILIM5} = 47\Omega$ (Notes 4, 6)	1.5	2.5	3.7	A
12V Operating Overload Current Limit	IOVL12	R _{ILIM12} = 47Ω (Notes 4, 6)	1.00	1.8	2.6	A
5V VRAMP5 Slew Rate	SRvramp	Cvramp5 = 1µF	0.16	0.19	0.23	V/ms
12V VRAMP12 Slew Rate	SRvramp	CVRAMP12 = 1µF	0.13	0.15	0.18	V/ms
ARD5 Pullup Resistor	Rpu5			100		kΩ
ARD12 Pullup Resistor	RPU12		100		kΩ	

Note 1: All voltages are referenced to ground. Currents entering the device are specified positive, and currents exiting the device are negative.


Note 2: This supply range guarantees that the LOAD voltage is not clamped by the overvoltage limit.

Note 3: Supply current specified with no load on the LOAD pin.

Note 4: Guaranteed by design; not production tested.

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$


Typical Operating Characteristics








4


Typical Operating Characteristics (continued)














TURN-ON WAVEFORMS VCC = 5V, 3300µF CAPACITIVE LOAD MAX45611ct13



THERMAL SHUTDOWN WITH AUTORETRY ENABLED $V_{CC} = 5V, 2\Omega$ resistive load



THERMAL SHUTDOWN WITH AUTORETRY ENABLED $V_{CC} = 12V, \, 2\Omega \text{ Resistive LOAD}$



Pin Configuration L0AD12 L0AD12 L0AD12 TOP VIEW Vcc12 Vcc12 Vcc12 18 17 16 15 14 13 12 LOAD12 TIMER12 19 11 ILIM12 VRAMP12 20 10 ARD12 GND 21 <u>////XI///</u> MAX34561 9 DNC ARD5 22 8 VRAMP5 23 ILIM5 EP TIMER5 24 7 LOAD5 3 5 6 11 2 4 V_{CC5} LOAD5 L0AD5 LOAD5 VCC5 V_{CC5} THIN QFN $(4mm \times 4mm)$

Pin Description

PIN	NAME	FUNCTION			
1, 2, 3	V _{CC5}	5V Supply Input. Power-supply input and n-channel power MOSFET drain connection. If the 5V is not used, connect this pin to GND.			
4–7	LOAD5	5V Load Output. n-channel power MOSFET source connection.			
8	ILIM5	5V Supply Current-Limit Adjust. A resistor from this pin to LOAD5 determines the current limit for the 5V pass connection. For better accuracy, dedicate one LOAD pin to connect to ILIM through R _{ILIM} . See the <i>Applications Information</i> section for more information.			
9	DNC	Do Not Connect. Do not connect any signal to this pin.			
10	GND	Ground Connection			
11	ILIM12	12V Supply Current-Limit Adjust. A resistor from this pin to LOAD12 determines the current limit for the 12V pass connection. For better accuracy, dedicate one LOAD pin to connect to ILIM through R _{ILIM} . See the <i>Applications Information</i> section for more information.			
12–15	LOAD12	12V Load Output. n-channel power MOSFET source connection.			
16, 17, 18	VCC12 12V Supply Input. Power-supply input and n-channel power MOSFET drain connection. If the side is not used, connect this pin to GND.				
19	19 TIMER12 12V Enable Delay Control. A capacitor connected to this pin determines the enable delay aring to the equation: Enable Delay = CTIMER12 × (VREF12/ITIMER).				
20	20 VRAMP12 12V Voltage Ramp Control. A capacitor connected to this pin determines the voltage ramp LOAD12 output during turn-on according to the equation: dVLOAD12 = 2 × (IVRAMP/CVRAMF				
21	ARD12	12V Autoretry Disable. Connect this pin to GND to disable automatic retry functionality; the device latches off during an overtemperature fault. Leave this pin open to enable automatic retry function. This pin contains a pullup (RPU12) to 5V. This pin is only sampled on device power-on. If the 12V side is not used, connect this pin to GND.			

MAX34561



_Pin Description (continued)

PIN	NAME	FUNCTION			
22	ARD5	5V Autoretry Disable. Connect this pin to GND to disable automatic retry functionality; the device latches off during an overtemperature fault. Leave this pin open to enable automatic retry function. This pin contains a pullup (R_{PU5}) to V_{CC5} . This pin is only sampled on device power-on. If the 5V side is not used, connect this pin to GND.			
		5V Voltage Ramp Control. A capacitor connected to this pin determines the voltage ramp of the LOAD5 output during turn-on according to the equation: $dV_{LOAD5} = 2.3332 \times (IV_{RAMP}/CV_{RAMP5})$.			
24 TIMER5 5V Enable Delay Control. A capacitor connected to this pin determines the enable delated to the equation: Enable Delay = CTIMER5 × (VREF5/ITIMER).		5V Enable Delay Control. A capacitor connected to this pin determines the enable delay according to the equation: Enable Delay = $C_{TIMER5} \times (V_{REF5}/I_{TIMER})$.			
_	EP	Exposed Pad. Connect to ground. The EP must be soldered to ground for proper thermal and elec- trical operation.			

Detailed Description

The MAX34561 has hot-plug controls for both +12V and +5V power rails. The circuitry for the +12V and +5V controls are independent of each other and can be treated as two separate hot-plug switches, even though the GND pin is common between the two switches. The sections that follow are written from the +12V circuit perspective, but also apply for the +5V switch control.

The device begins to operate when the supply voltage VCC12 (or VCC5) exceeds its undervoltage lockout level, VUR12 (or VUR5). At this level, the corresponding enable circuit and TIMER12 (TIMER5) become active. Once the device has been enabled, a gate voltage is applied to the corresponding power MOSFET, allowing current to begin flowing from VCC12 (VCC5) to LOAD12 (LOAD5). The speed of the output-voltage ramp is controlled by the capacitance placed at the VRAMP12 (VRAMP5) pin. The load current is continuously monitored during the initial conduction (ISCL12 or ISCL5) and after the corresponding MOSFET is fully on (IOVL12 or IOVL5). If the current exceeds the current limit that is set by the external resistance at ILIM12 (ILIM5), the gate voltage of the corresponding power MOSFET is decreased, reducing the output current to the set current limit.

Current is limited by the device comparing the voltage difference between LOAD12 (LOAD5) and ILIM12 (ILIM5) to an internal reference voltage. If the output current exceeds the limit that is set by the RILIM12 (RILIM5) resistor, the gate voltage of the corresponding power MOSFET is decreased, which reduces the output current to the load. When the output power is initially ramping up, the current limit is ISCL12 (ISCL5). Once the corresponding MOSFET is fully on, the current limit is IOVL12 (IOVL5). The ISCL12 (ISCL5) current limit protects the source if there is a dead short on initial power-up.


The device acts as a fuse and automatically disables the current flowing to the load when the temperature of the power corresponding MOSFET has exceeded the shutdown junction temperature, TSHDN.

Enable/Timer

The voltage level of TIMER12 (TIMER5) is compared to an internal source (see the *Functional Diagram*). When the level on the pin exceeds VON, the comparator outputs a low level. This then turns on the voltage ramp circuit, enabling the device's output. TIMER12 (TIMER5) can be configured into one of four different modes of operation as listed in Table 1. TIMER12 (TIMER5) pin was designed to work with most logic families. TIMER12 (TIMER5) has at least 250mV of hysteresis between VON and VOFF. It is recommended that any logic gate used to drive TIMER12 (TIMER5) be tested to ensure proper operation.

Table 1. TIMER_ Pin Modes

OPERATION MODE	TIMER PIN SETUP
Automatic Enable	No connection to TIMER12 (TIMER5)
Delayed Automatic Enable	Capacitor C _{TIMER} _ connected to TIMER12 (TIMER5)
Enable/Disable	Open-collector device
Enable with Delay/Disable	Open-collector device and CTIMER_



Functional Diagram

M/IXI/M

Once the device has been enabled, there is a delay (tPOND) until conduction begins from VCC12 (VCC5) to LOAD12 (LOAD5). This delay is the time required for the charge pump to bring the gate voltage of the corresponding power MOSFET above its threshold level. Once the gate is above the threshold level, conduction begins and the output voltage begins ramping.

Automatic-Enable Mode

When V_{CC12} (V_{CC5}) exceeds V_{UR12} (V_{UR5}), the gate holding the TIMER12 (TIMER5) node low is released. The internal current source brings the node to a level greater than V_{ON} , enabling the device.

Delayed Automatic-Enable Mode

When V_{CC12} (V_{CC5}) exceeds V_{UR12} (V_{UR5}), the gate holding the TIMER12 (TIMER5) node low is released. The internal current source (I_{TIMER}) then begins charging C_{TIMER}. When C_{TIMER} is charged to a level greater than V_{REF12} (V_{REF5}), the device turns on. The equation for the delay time is:

tDELAY = (CTIMER12 × VREF12)/ITIMER

 $t_{DELAY} = (C_{TIMER5} \times V_{REF5})/I_{TIMER}$

Enable/Disable Mode

A logic gate or open-collector device can be connected to TIMER12 (TIMER5) to enable or disable the device. When TIMER12 (TIMER5) is held low, the device is disabled. When an open-collector device is used to drive TIMER12 (TIMER5), the device is enabled when the open collector is in its high-impedance state by the internal current source bringing the TIMER12 (TIMER5) node high. TIMER12 (TIMER5) is also compatible with most logic families if the output high voltage level of the gate exceeds the V_{ON} level, and the gate can sink the I_{TIMER}

Enable with Delay/Disable Mode

An open-collector device is connected in parallel with CTIMER_. When the pin is held low, the device is disabled. When the open-collector driver is high impedance, the internal current source begins to charge CTIMER_ as in the delayed mode.

Output-Voltage Ramp

The voltage ramp circuit uses an operational amplifier to control the gate bias of the corresponding n-channel power MOSFET. When the timer/enable circuit is disabled, a FET is used to keep CVRAMP_ discharged, which forces the output voltage to GND. Once the enable/timer circuit has been enabled, an



internal current source, IVRAMP, begins to charge the external capacitor, CVRAMP_, connected to VRAMP12 (VRAMP5). The amplifier controls the gate of the corresponding power MOSFET so that the LOAD12 (LOAD5) output voltage divided by two tracks the rising voltage level of CVRAMP_. The output voltage continues to ramp until it reaches either the input VCC12 (VCC5) level or the overvoltage clamp limits. The equation for the output-voltage ramp function is:

 $dV_{LOAD}/dt = 2 \times (I_{VRAMP}/C_{VRAMP12})$ for +12V circuit $dV_{LOAD}/dt = 2.3332 \times (I_{VRAMP}/C_{VRAMP5})$ for +5V circuit

Thermal Shutdown

The device enters a thermal shutdown state when the temperature of the corresponding power MOSFET reaches or exceeds TSHDN, approximately $+135^{\circ}$ C. When T_{SHDN} is exceeded, the thermal-limiting circuitry disables the device using the enable circuitry. Depending on the state of ARD12 (ARD5), the device attempts to autoretry once the device has cooled, or it latches off.

Autoretry

If ARD12 (ARD5) is unconnected or connected high, the device continually monitors the temperature once it has entered thermal shutdown. If the junction temperature falls below approximately +95°C (TSHDN - THYS), the corresponding power MOSFET is re-enabled. See the Thermal Shutdown with Autoretry Enabled typical operating curves for details.

Latchoff

If ARD12 (ARD5) is pulled low and the device has entered thermal shutdown, it does not attempt to turn back on. The only way to turn the device back on is to cycle the power to the device. When power is reapplied to VCC12 (VCC5), the junction temperature needs to be less than T_{SHDN} for the device to be enabled.

Overvoltage Limit

The overvoltage-limiting clamp monitors the VRAMP12 (VRAMP5) level compared to an internal voltage reference. When the voltage on VRAMP12 (VRAMP5) exceeds VOVC12/2 (or VOVC5/2.3332), the gate voltage of the corresponding n-channel power MOSFET is reduced, limiting the voltage on LOAD12 (LOAD5) to VOVC12 (VOVC5) even as VCC12 (VCC5) increases. If the device is in overvoltage for an extended period of time, the device could overheat and enter thermal shutdown. This is caused by the power created by the voltage

drop across the corresponding power MOSFET and the load current. See the Thermal Shutdown with Autoretry Enabled typical operating curves for details.

Applications Information

Exposed Pad

The exposed pad is also a heatsink for the device. The exposed pad should be connected to a large trace or plane capable of dissipating heat from the device.

Decoupling Capacitors

It is of utmost importance to properly bypass the device's supply pins. A decoupling capacitor absorbs the energy stored in the supply and board parasitic inductance when the FET is turned off, thereby reducing the magnitude of overshoot at V_{CC}. This can be accomplished by using a high-quality (low ESR, low ESL) ceramic capacitor connected directly between the V_{CC} and GND pins. Any series resistance with this bypass capacitor lowers its effectiveness and is not recommended. A minimum 0.5μ F ceramic capacitor is required. However, depending on the parasitic inductances present in the end application, a larger capacitor could be necessary.




Figure 1. LOAD and ILIM Connections

Unused Pins

If only one side (5V or 12V) of the device is being used, it is required that the unused VCC, AR, CTIMER, and VRAMP pins be connected to GND. Leaving these input pins unconnected can result in interference of the proper operation of the active portion of the device.

LOAD and ILIM Connections

Small parasitic resistances in the bond wires of the LOAD pins and in the traces connected to the LOAD pins can result in a voltage offset while current is flowing. Since the voltage drop across RILIM is used to set the I_{SCL} and I_{OVL} limits, this induced offset can increase the value of I_{SCL} and I_{OVL} from the specified values for any given RI_{LIM}. To greatly reduce this offset, it is recommended that one of the LOAD pins have a dedicated connection to ILIM though RI_{LIM}, and not be used to pass the LOAD current (Figure 1). This would leave three LOAD pins to pass I_{LOAD}, which should be sufficient. Because there is only a small amount of current passed from this lone LOAD pin to ILIM, there is a negligible voltage offset applied to the internal comparator. This method is the best way to attain an accurate current limit for I_{LOAD}.

_Package Information

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE			LAND PATTERN NO.	
24 TQFN-EP	T2444+4	<u>21-0139</u>	<u>90-0022</u>	