

General Description

The MAX3983 is a quad copper-cable signal conditioner that operates from 2.5Gbps to 3.2Gbps. It provides compensation for 4x copper InfiniBand and 10Gbase-CX4 Ethernet links, allowing spans of 20m with 24AWG and 15m with 28AWG. The cable driver section provides four selectable preemphasis levels. The input to the cable driver compensates for up to 0.5m of FR4 circuit board material. The cable receiver section provides additional fixed input equalization while offering selectable preemphasis to drive FR4 circuit boards up to 0.5m.

The MAX3983 also features signal detection on all eight inputs and internal loopback that allows for diagnostic testing. It is packaged in a 10mm x 10mm, 68-pin QFN and operates from 0°C to $+85^{\circ}$ C.

Applications

4x InfiniBand (4 x 2.5Gbps)

10Gbase-CX4 Ethernet (4 x 3.125Gbps)

10G Fibre Channel XAUI (4 x 3.1875Gbps)

4x Copper-Cable or Backplane Transmission (1Gbps to 3.2Gbps)

Pin Configuration appears at end of data sheet.

_Features

- Link Features Span 20m with 24AWG, 15m with 28AWG Span 0.5m of FR4 on Each Host 1.6W Total Power with 3.3V Supply Loopback Function
- Cable Driver Features


 Selectable Output Preemphasis
 FR4 Input Equalization
 Signal Detect for Each Channel
 Output Disable
- Cable Receiver Features Selectable FR4 Output Preemphasis Cable Input Equalization Signal Detect for Each Channel Output Disable

Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE		
MAX3983UGK	0°C to +85°C	68 QFN	G6800-4		
MAX3983UGK+	0°C to +85°C	68 QFN	G6800-4		

+Denotes lead-free package.

Typical Application Circuit



_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CC}.....-0.5V to +6.0V Continuous CML Output Current at TX_OUT[1:4]±, RX_OUT[1:4]±±25mA Voltage at TX_IN[1:4]±, RX_IN[1:4]±, RX_SD[1:4], TX_SD[1:4], RX_ENABLE, TX_ENABLE, RX_PE, TX_PE[0:1], LOOPBACK, POR (with series resistor $\geq 4.7 \text{k}\Omega$)....-0.5V to (V_{CC} + 0.5V) Continuous Power Dissipation ($T_A = +85^{\circ}C$)

68-Pin QFN (derate 41.7mW/°C above +85°C).....2.7W Operating Junction Temperature Range (TJ)-55°C to +150°C Storage Ambient Temperature Range (Ts)-55°C to +150°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{CC} = +3.0V to +3.6V, $T_A = 0^{\circ}$ C to +85°C. Typical values are at V_{CC} = +3.3V and $T_A = +25^{\circ}$ C, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
		$RX_EN = V_{CC}, TX_EN = 0V$		360	430	
Supply Current		$RX_EN = 0V, TX_EN = V_{CC}$		365	430	mA
		$RX_EN = V_{CC}, TX_EN = V_{CC}$		495	580	
OPERATING CONDITIONS						
Supply Voltage	V _{CC}		3.0	3.3	3.6	V
Supply Noise Tolerance		1MHz ≤ f < 2GHz		40		mV _{P-P}
Operating Ambient Temperature	TA		0	25	85	°C
Bit Rate		NRZ data (Note 1)	2.5		3.2	Gbps
CID		Consecutive identical digits (bits)			10	Bits
STATUS OUTPUTS: RX_SD[1:4], TX_SD[1	:4]				
		Signal detect asserted	0		25	μΑ
Signal-Detect Open-Collector Current Sink		Signal detect unasserted V _{OL} \leq 0.4V with 4.7k Ω pullup resistor	1.0	1.11		mA
Current Sink		V_{CC} = 0V, pullup supply = 5.5V, external pullup resistor ≥4.7kΩ	0		25	μA
Signal-Detect Response Time		Time from RX_IN[1:4] or TX_IN[1:4] dropping below 85mVp-p or rising above 175mVp-p to 50% point of signal detect		0.35		μs
Signal-Detect Transition Time		Rise time or fall time (10% to 90%)		200		ns
Power-On Reset Delay		1µF capacitor on POR to GND		6		ms
CONTROL INPUTS: RX_ENABL	E, TX_ENA	BLE, RX_PE, TX_PE0, TX_PE1, LOOPBACK				
Voltage, Logic High	VIH		1.5			V
Voltage, Logic Low	VIL				0.5	V
Current, Logic High	IIН	$V_{IH} = V_{CC}$	-150		+150	μA
Current, Logic Low	١ _١ ٢	$V_{IL} = 0V$	-150		+150	μA

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +3.0V \text{ to } +3.6V, T_A = 0^{\circ}C \text{ to } +85^{\circ}C.$ Typical values are at $V_{CC} = +3.3V$ and $T_A = +25^{\circ}C$, unless otherwise noted.)

PARAMETER	SYMBOL		CONDITIONS	;		MIN	ТҮР	MAX	UNITS
TX SECTION (CABLE DRIVER)									
PC Board Input Swing		Measured dif (Note 1)	Measured differentially at the signal source (Note 1)					1600	mV _{P-P}
Input Resistance		TX_IN[1:4]+ t	<pre>FX_IN[1:4]+ to TX_IN[1:4]-, differential</pre>					115	Ω
Input Return Loss		100MHz to 20	00MHz to 2GHz (Note 1)				17		dB
Output Swing		TX_ENABLE =	X_ENABLE = high (Notes 1, 2)			1300	1500	1600	mV _{P-P}
Output Swilly		TX_ENABLE =	= low					30	IIIVP-P
Output Resistance		TX_OUT[1:4]- ended	+ or TX_OUT[1:4]	- to V _{CC} ,	single	42	50	58	Ω
Output Return Loss		100MHz to 20	GHz (Note 1)			10	13		dB
Output Transition Time	t _r , t _f	20% to 80% (Notes 1, 3)					80	ps
Random Jitter		(Notes 1, 3)						1.6	psrms
Output Preemphasis			TX_PE1	TX_	TX_PE0				
			0		0		3		dB
		See Figure 1	0		1		6		
			1		0		9		
			1		1		12		
		Source to TX_IN	TX_OUT to Load	TX_PE1	TX_PE0				
Residual Output Deterministic			1m, 28AWG	0	0		0.10	0.15	UIP-P
Jitter at 2.5Gbps (Notes 1, 4, 5)		6-mil FR4 ≤	5m, 28AWG	0	1		0.10	0.15	
		20in	10m, 24AWG	1	0				
			15m, 24AWG	1	1				
		Source to TX_IN	TX_OUT to Load	TX_PE1	TX_PE0				
Residual Output Deterministic			1m, 28AWG	0	0		0.15	0.20	UIP-P
Jitter at 3.2Gbps (Notes 1, 4, 5)		6-mil FR4 ≤	5m, 28AWG	0	1		0.15	0.20	
		20in	10m, 24AWG	1	0				
			15m, 24AWG	1	1				
Signal-Detect Assert Level		TX_IN for TX_		800			mV _{P-F}		
Signal-Detect Off		TX_IN for TX_	SD = low (Note 6)				200	mV _{P-F}
RX SECTION (CABLE RECEIVE	ER)	1							
Cable Input Swing		Measured diff (Note 1)	Measured differentially at the signal source (Note 1)					1600	mV _{P-F}
Input Vertical Eye Opening		Measured diff MAX3983 (No	e	175		1600	mV _{P-F}		
Input Resistance		RX_IN[1:4]+ t	o RX_IN[1:4]-, dif	ferential		85	100	115	Ω
Input Return Loss		100MHz to 20				10	18		dB



ELECTRICAL CHARACTERISTICS (continued)

(V_{CC} = +3.0V to +3.6V, $T_A = 0^{\circ}$ C to +85°C. Typical values are at V_{CC} = +3.3V and $T_A = +25^{\circ}$ C, unless otherwise noted.)

PARAMETER	SYMBOL		CONDITIO	NS				MIN	TYP	MAX	UNITS
Outout Stuing		RX_ENABLE :	= high (Notes 1	, 7)				1100		1500	
Output Swing		RX_ENABLE :	= low							30	mV _{P-P}
Output Resistance		RX_OUT[1:4]+ or RX_OUT[1:4]- to V _{CC} , single ended					42	50	58	Ω	
Output Return Loss		100MHz to 20	GHz (Note 1)					10	15		dB
Output Transition Time	t _r , t _f	20% to 80% (Notes 1, 8)						45	80	ps
Random Jitter		(Notes 1, 8)								1.6	psrms
Output Preemphasis		RX_PE = low						3		dB	
Ouput Teemphasis		$RX_PE = high$	1						6		uр
		Source to RX_IN	RX_OUT to Load)	R	X_PE					
Residual Output Deterministic Jitter at 2.5Gbps (Notes 1, 5, 9, 10)		5m, 28AWG IB Cable Assembly	e Uin, 6-mil FR4 0			0.10 0.15		UIP-P			
(without preemphasis	20in, 6-mil FF	₹4		1					
		Source to RX_IN	RX_OUT to Load)	RX_PE						
Residual Output Deterministic Jitter at 3.2Gbps (Notes 1, 5, 9, 10)		5m, 28AWG IB cable assembly	0in, 6-mil FR	4		0			0.15	0.20	UIP-P
(, ., ., .,		without preemphasis	20in, 6-mil FF	₹4	1						
Signal-Detect Assert Level		RX_IN for RX_	_SD = high (No	te 1	1)			175			mV _{P-P}
Signal-Detect Off		RX_IN for RX_	$_SD = low (Not)$	ə 11))					85	mV _{P-P}
END-TO-END JITTER (TX AND	RX COMBI	NED PERFOR	MANCE)								
Residual Output Deterministic Jitter at 2.5Gbps (Notes 1, 12, 13, 14)		Source to TX_IN	TX_OUT to RX_IN	TX_PE1	TX_PE0	RX_OUT to Load	RX_PE		0.15	0.20	UI _{P-P}
			1m, 24AWG	0	0	0in	0				
		6-mil FR4 ≤	15m, 24AWG	1	1	20in	1				
		20in	20m, 24AWG	1	1	20in	1		0.2	0.25	

4

ELECTRICAL CHARACTERISTICS (continued)

(V_{CC} = +3.0V to +3.6V, $T_A = 0^{\circ}C$ to +85°C. Typical values are at V_{CC} = +3.3V and $T_A = +25^{\circ}C$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS					MIN	ТҮР	MAX	UNITS	
Residual Output Deterministic Jitter at 3.2Gbps (Notes 1, 12, 13, 14)		Source to TX_IN	TX_OUT to RX_IN	TX_PE1	TX_PE0	RX_OUT to Load	RX_PE		0.20	0.25	UIP-P
	-		1m, 24AWG	0	0	5in	0				
		6-mil FR4 ≤ 20 in	15m, 24AWG	1	1	20in	1				
		20 111	20m, 24AWG	1	1	20in	1		0.25	0.3	

- Note 1: Guaranteed by design and characterization.
- **Note 2:** Measured with 2in of FR4 through InfiniBand connector with TX_PE1 = TX_PE0 =1.
- Note 3: Measured at the chip using 0000011111 or equivalent pattern. TX_PE1 = TX_PE0 = 0 for minimum preemphasis.
- Note 4: All channels under test are not transmitting during test. Channel tested with XAUI CJPAT, as well as this pattern: 19 zeros, 1, 10 zeros, 1010101010 (D21.5 character), 1100000101 (K28.5+ character), 19 ones, 0, 10 ones, 0101010101 (D10.2 character), 0011111010 (K28.5- character).
- **Note 5:** Cables are unequalized, Amphenol Spectra-Strip 24AWG and 28AWG or equivalent equipped with Fujitsu "MicroGiga" connector or equivalent. All other channels are quiet. Residual deterministic jitter is the difference between the source jitter and the output jitter at the load. The deterministic jitter (DJ) at the output of the transmission line must be from media-induced loss and not from clock-source modulation. Depending upon the system environment, better results can be achieved by selecting different preemphasis levels.
- Note 6: Tested with a 1GHz sine wave applied at TX_IN under test with less than 5in of FR4.
- **Note 7:** Measured with 3in of FR4 with $RX_PE = 1$.
- **Note 8:** Measured at the chip using 0000011111 or equivalent pattern. RX_PE = low (minimum). Signal source is 1V_{P-P} with 5m, 28AWG InfiniBand cable.
- Note 9: All other receive channels are quiet. TX_ENABLE = 0. Channel tested with XAUI CJPAT as well as this pattern: 19 zeros, 1, 10 zeros, 1010101010 (D21.5 character), 1100000101 (K28.5+ character), 19 ones, 0, 10 ones, 0101010101 (D10.2 character), 0011111010 (K28.5- character).
- **Note 10:** FR4 board material: 6-mil-wide, 100Ω , edge-coupled stripline (tan δ = 0.022, 4.0 < ϵ_R < 4.4).
- Note 11: Tested with a 1GHz sine wave applied at RX_IN under test with less than 5in of FR4.
- Note 12: Channel tested with XAUI CJPAT as well as this pattern: 19 zeros, 1, 10 zeros, 1010101010 (D21.5 character), 1100000101 (K28.5+ character), 19 ones, 0, 10 ones, 0101010101 (D10.2 character), 0011111010 (K28.5- character).
- **Note 13:** Cables are unequalized, Amphenol Spectra-Strip 24AWG or equivalent equipped with Fujitsu "MicroGiga" connector or equivalent. Residual deterministic jitter is the difference between the source jitter at point A and the load jitter at point B in Figure 2. The deterministic jitter (DJ) at the output of the transmission line must be from media-induced loss and not from clock-source modulation. Depending upon the system environment, better results can be achieved by selecting different preemphasis levels.
- Note 14: Valid with pattern generator deterministic jitter as high as 0.17UIP-P.




Figure 1. Illustration of TX Preemphasis in dB







Figure 2. End-to-End Test Setup. The points labeled A and B are referenced for AC parameter test conditions.

 $(V_{CC} = +3.3V, T_A = +25^{\circ}C, unless otherwise noted.)$








MAX3983


Typical Operating Characteristics

10m 24AWG UNEQUALIZED CABLE ASSEMBLY OUTPUT WITHOUT MAX3983





60ps/div


10m 24AWG UNEQUALIZED CABLE ASSEMBLY OUTPUT WITH MAX3983 PREEMPHASIS




TX_IN INPUT RETURN LOSS vs. Frequency







WITH SUPPLY RAMP





Pin Description

PIN	NAME	FUNCTION
1, 2, 16, 17	TX_SD1 to TX_SD4	PC Board Receiver Signal Detect, TTL Output. This output is open-collector TTL, and therefore requires an external 4.7k Ω to 10k Ω pullup resistor to V _{CC} . These outputs sink current when the input signal level is not valid.
3, 15	V _{CC} 1	Power-Supply Connection for TX Inputs. Connect to +3.3V.
4, 7, 10, 13	TX_IN1- to TX_IN4-	PC Board Receiver Negative Data Inputs, CML. These inputs are internally differentially terminated to the corresponding TX_IN+ with 100Ω .
5, 8, 11, 14	TX_IN1+ to TX_IN4+	PC Board Receiver Positive Data Inputs, CML. These inputs are internally differentially terminated to the corresponding TX_IN- with 100Ω .
6, 9, 12, 40, 43, 46	GND	Circuit Ground
18	TX_ENABLE	Cable Transmitter Enable Input, LVTTL with $40k\Omega$ Internal Pullup. This pin enables all four cable transmitter outputs TX_OUT[1:4]. When low, differential output is less than $30mV_{P-P}$. Set high or open for normal operation.
19	N.C.	No Connection. Do not connect this pin.
20, 23, 26, 29, 32	V _{CC} 2	Power-Supply Connection for TX Outputs. Connect to +3.3V.
21, 24, 27, 30	TX_OUT1+ to TX_OUT4+	Cable Transmitter Positive Data Outputs, CML. These outputs are terminated with 50 Ω to V _{CC} 2.
22, 25, 28, 31	TX_OUT1- to TX_OUT4-	Cable Transmitter Negative Data Outputs, CML. These outputs are terminated with 50 Ω to V _{CC} 2.
33	TX_PE0	Cable Transmitter Preemphasis Control Input, LVTTL with $40k\Omega$ Internal Pullup. This pin is the least significant bit of the 2-bit preemphasis control. Set high or open to assert this bit.
34	TX_PE1	Cable Transmitter Preemphasis Control Input, LVTTL with $40k\Omega$ Internal Pullup. This pin is the most significant bit of the 2-bit preemphasis control. Set high or open to assert this bit.
35, 36, 50, 51	RX_SD4 to RX_SD1	Cable Receiver Signal Detect, TTL Output. This output is open-collector TTL, and therefore it requires an external 4.7k Ω to 10k Ω pullup resistor to V _{CC} . These outputs sink current when the input signal level is not valid.
37, 49	V _{CC} 3	Power-Supply Connection for RX Inputs. Connect to +3.3V.
38, 41, 44, 47	RX_IN4- to RX_IN1-	Cable Receiver Negative Data Inputs, CML. These inputs are internally differentially terminated to the corresponding RX_IN+ with 100Ω .
39, 42, 45, 48	RX_IN4+ to RX_IN1+	Cable Receiver Positive Data Inputs, CML. These inputs are internally differentially terminated to the corresponding RX_IN- with 100Ω .
52	RX_ENABLE	PC Board Transmitter Enable Input, LVTTL with $40k\Omega$ Internal Pullup. This pin enables all four PC board transmitter outputs RX_OUT[1:4]. When low, differential output is less than $30mV_{P-P}$. Set high or open for normal operation.
53	POR	Power-On Reset Connection. Connect external capacitor $0.1\mu F \le C_{POR} \le 10\mu F$ to ground. See the <i>Detailed Description.</i>
54, 57, 60, 63, 66	V _{CC} 4	Power-Supply Connection for RX Outputs. Connect to +3.3V.

Pin Description (continued)

PIN	NAME	FUNCTION
55, 58, 61, 64	RX_OUT4+ to RX_OUT1+	PC Board Transmitter Positive Data Outputs, CML. These outputs are terminated with 50 Ω to V _{CC} 4.
56, 59, 62, 65	RX_OUT4- to RX_OUT1-	PC Board Transmitter Negative Data Outputs, CML. These outputs are terminated with 50 $\!\Omega$ to V_{CC}4.
67	RX_PE	PC Board Transmitter Preemphasis Control Input, LVTTL with 40k Ω Internal Pullup. Set high or open to assert this bit.
68	LOOPBACK	Loopback Enable Input, LVTTL with 40k Ω Internal Pullup. Set low for normal operation. Set high or open for internal connection of TX_IN to RX_OUT. TX_OUT continues to transmit when loopback is enabled.
EP	Exposed Pad	Exposed Pad. Signal and supply ground. For optimal high-frequency performance and thermal conductivity, this pad must be soldered to the circuit board ground.







Detailed Description

The MAX3983 comprises a PC board receiver and cable driver section (TX), as well as a cable receiver and PC board driver section (RX). Equalization and signal detection are provided in each receiver, and preemphasis is included in each transmitter. The MAX3983 includes separate enable control for the TX outputs and RX outputs. Loopback is provided for diagnostic testing.

PC Board Receiver and Cable Driver (TX_IN and TX_OUT)

Data is fed into the MAX3983 from the host through a CML input stage and fixed equalization stage. The fixed equalizer in the PC board receiver corrects for up to 20in of PC board loss on FR4 material. The cable driver includes four-state preemphasis to compensate for up to 20m of 24AWG, 100Ω balanced cable. Table 1 is provided for easy translation between preemphasis expressions. Residual jitter of the MAX3983 is independent of up to 0.17UIP-P source jitter.

Cable Receiver and PC Board Driver (RX_IN and RX_OUT)

The fixed equalizer on each RX input provides approximately 6dB equalization to correct for up to 5m of 28AWG, 100Ω balanced cable. The PC board driver includes two-state preemphasis to compensate for up to 20in of FR4 material.

Signal-Detect Outputs

Signal detect (SD) is provided on all eight data inputs. Pullup resistors should be connected from the SD outputs to a supply in the 3.0V to 5.5V range. The signaldetect outputs are not valid until power-up is complete. Typical signal-detect response time is 0.35µs.

In the RX section, the SD output asserts high when the RX_IN signal amplitude is greater than $175mV_{P-P}$. RX_SD deasserts low when the RX_IN signal amplitude drops below $85mV_{P-P}$.

In the TX section, the SD output asserts high when the TX_IN signal amplitude is greater than $800mV_{P-P}$. TX_SD deasserts low when the TX_IN signal amplitude drops below $200mV_{P-P}$.

TX and RX Enable

The TX_ENABLE and RX_ENABLE pins enable TX and RX, respectively. Typical enable time is 15ns, and typical disable time is 25ns. The enable inputs may be connected to signal-detect outputs to automatically detect an incoming signal (see the *Autodetect* section).

Power-On Reset

To limit inrush current, the MAX3983 includes internal power-on reset circuitry. Connect a capacitor $0.1\mu F \le CPOR \le 10\mu F$ from POR to ground. With $CPOR = 1\mu F$, power-on delay is 6ms (typ).

RATIO	α	10Gbase-CX4	IN dB	
Vhigh_pp Vlow_pp	Vhigh_pp - Vlow_pp Vhigh_pp + Vlow_pp	1 - V _{LOW_PP} Vhigh_pp	$20 \left[log \left(\frac{V_{HIGH_PP}}{V_{LOW_PP}} \right) \right]$	VHIGH_PP
1.41	0.17	0.29	3	
2.00	0.33	0.50	6	
2.82	0.48	0.65	9	
4.00	0.60	0.75	12	

Table 1. Preemphasis Translation

__Applications Information

Signal-Detect Output Leakage Current Considerations

If all four RX or TX signal-detect outputs are to be connected together to form one signal detect, the leakage current of the output stage needs to be considered. Each SD output sinks a maximum of 25µA when asserted, so when four are connected together, a maximum of 100µA is possible. The value of the pullup resistor connected to pullup voltage VPULLUP should be selected so the leakage current does not cause the output voltage to fall below the threshold of the next stage. For example, if the signal-detect outputs are connected together and to a stage with a logic-high threshold of 1.5V, the pullup resistor needs to be chosen so VPULLUP - ILEAKAGE x RPULLUP > 1.5V. In this case, if VPULLUP = 3.0V, RPULLUP should be less than 15k Ω .

Autodetect The MAX3983 can automatically detect an incoming signal and enable the appropriate outputs. Autodetect of the RX side is done by connecting RX_SD[1:4] together with a pullup resistor (value 4.7k Ω to 10k Ω to V_{CC}) to RX_ENABLE. For the TX side, this is done by connecting TX_SD[1:4] together with a pullup resistor (value 4.7k Ω to 10k Ω to V_{CC}) to TX_ENABLE (Figure 4). If signal is detected on all channels, SD is high and forces the corresponding ENABLE high. Leaving the inputs to the MAX3983 open (i.e., floating) is not recommended, as




Figure 4. Autodetection Using Corresponding Signal-Detect Outputs and Enable Input

noise amplification can occur and create undesirable output signals. Autodetect is recommended to eliminate noise amplification or possible oscillation. When using autodetect, the link length is determined by the received signal strength. It is possible to reach longer distances if the autodetect configuration is not used.

Using Loopback with Autodetect

If the MAX3983 is configured for autodetection, RX_ENABLE is controlled by the RX_SD[1:4] outputs. Since loopback requires RX_ENABLE to be high, a simple OR gate can be used to enable the RX outputs when either RX_SD[1:4] is high or when LOOPBACK is high (Figure 5).

InfiniBand and 10Gbase-CX4 Transition Time Specification

InfiniBand specifies a minimum transition time (20% to 80%) of 100ps and CX4 specifies a minimum of 60ps. Both are specified at the connector interface to the cable. The output transition times of the MAX3983 are 45ps (typ) and therefore require some care to increase this time. Approximately 3in of FR4 with 4-mil-wide lines is sufficient to lengthen the transition time to 60ps. For 100ps transition times, additional length can be used or an additional 1.5pF capacitor can be placed across the outputs of the MAX3983. Do not use high-speed dielectric material for the circuit board if the application requires the use of the InfiniBand or CX4 type connector system. With such materials, the fast edges of the




Figure 5. Loopback in Autodetect Mode

MAX3983 will produce excessive crosstalk in InfiniBand and CX4 cable assemblies.

Crosstalk

For InfiniBand and 10Gbase-CX4 applications, it is imperative to know the near-end crosstalk characteristics of the cable assemblies. 10Gbase-CX4 has defined the upper limit over frequency for near-end crosstalk (NEXT) with single and multiple aggressors. InfiniBand has only specified a percentage as measured in the time domain relative to the transmitter output. Regardless of the specification method, NEXT is a critical component of the link performance. When using larger amounts of preemphasis, the received eye height is small and vulnerable to NEXT. For those situations requiring a large transmit preemphasis, the NEXT should be less than -30dB at frequencies from 1GHz to 3GHz. It should be noted that cables that meet the 10Gbase-CX4 NEXT and MDNEXT should provide adequate isolation.

Layout Considerations

Circuit board layout and design can significantly affect the performance of the MAX3983. Use good high-frequency design techniques, including minimizing ground inductance and using controlled-impedance transmission lines on the data signals. Power-supply decoupling should also be placed as close to the V_{CC} pins as possible. There should be sufficient supply filtering. Always connect all V_{CC}s to a power plane. Take care to isolate the input from the output signals to reduce feedthrough. The performance of the equalizer is optimized for lossy environments. For best results, use board material with a dielectric tangential loss of approximately 0.02 and 4-mil-wide transmission lines. High-speed materials with tangential loss of less than 0.01 can be used, but require special care to reduce near-end crosstalk in cable assemblies.

Exposed-Pad Package

The exposed-pad, 68-pin QFN package incorporates features that provide a very low thermal resistance path for heat removal from the IC. The pad is electrical ground on the MAX3983 and must be soldered to the circuit board for proper thermal and electrical performance. For more information on exposed-pad packages, refer to Maxim Application Note HFAN-08.1: *Thermal Considerations of QFN and Other Exposed-Paddle Packages*.

Interface Schematics




Figure 6. RX_IN and TX_IN Equivalent Input Structure




Figure 7. RX_OUT and TX_OUT Equivalent Output Structure






Figure 8. LVTTL Equivalent Input Structure





Figure 9. Signal-Detect Equivalent Output Structure



Chip Information

TRANSISTOR COUNT: 7493 PROCESS: SiGe Bipolar

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)

