

# MAX4230–MAX4234

# High-Output-Drive, 10MHz, 10V/ $\mu$ s, Rail-to-Rail I/O Op Amps with Shutdown in SC70

## General Description

The MAX4230–MAX4234 single/dual/quad, high-output drive CMOS op amps feature 200mA of peak output current, rail-to-rail input, and output capability from a single 2.7V to 5.5V supply. These amplifiers exhibit a high slew rate of 10V/ $\mu$ s and a gain-bandwidth product (GBWP) of 10MHz. The MAX4230–MAX4234 can drive typical headset levels (32 $\Omega$ ), as well as bias an RF power amplifier (PA) in wireless handset applications.

The MAX4230 comes in a tiny 5-pin SC70 package and the MAX4231, single with shutdown, is offered in a 6-pin SC70 package and in 1.5mm x 1.0mm UCSP and thin  $\mu$ DFN packages. The dual op-amp MAX4233 is offered in the space-saving 10-bump chip-scale package (UCSP™), providing the smallest footprint area for a dual op amp with shutdown.

These op amps are designed to be part of the PA control circuitry, biasing RF PAs in wireless headsets. The MAX4231/MAX4233 offer a  $\overline{\text{SHDN}}$  feature that drives the output low. This ensures that the RF PA is fully disabled when needed, preventing unconverted signals to the RF antenna.

## Applications

- RF PA Biasing Controls in Handset Applications
- Portable/Battery-Powered Audio Applications
- Portable Headphone Speaker Drivers (32 $\Omega$ )
- Audio Hands-Free Car Phones (Kits)
- Tablet/Notebook Computers
- Digital-to-Analog Converter Buffers
- Transformer/Line Drivers
- Motor Drivers

[Selector Guide](#) appears at end of data sheet.

[Pin/Bump Configurations](#) appear at end of data sheet.

Visit [www.maximintegrated.com/en/aboutus/legal/patents.html](http://www.maximintegrated.com/en/aboutus/legal/patents.html) for product patent marking information.

UCSP is a trademark of Maxim Integrated Products, Inc.

## Benefits and Features

- Optimized for Headsets and High-Current Outputs
  - 200mA Output Drive Capability
  - 100dB Voltage Gain ( $R_L = 100k\Omega$ )
  - 85dB Power-Supply Rejection Ratio
  - No Phase Reversal for Overdriven Inputs
  - Unity-Gain Stable for Capacitive Loads to 780pF
- Suitable for High-Bandwidth Applications
  - 10MHz Gain-Bandwidth Product
  - High Slew Rate: 10V/ $\mu$ s
- Extends the Battery Life of Portable Applications
  - 1.1mA Supply Current per Amplifier
- Low-Power Shutdown Mode Reduces Supply Current to < 1 $\mu$ A
- Small Package Options
  - Tiny, 2.1mm x 2.0mm Space-Saving SC70 Package
- AEC-Q100 Qualified, See the [Ordering Information](#) for the List of I/V Parts

## Ordering Information


PART	TEMP RANGE	PIN-PACKAGE	TOP MARK
MAX4230AXK+T	-40°C to +125°C	5 SC70	ACS
MAX4230AUK+T	-40°C to +125°C	5 SOT23	ABZZ
MAX4231AXT+T	-40°C to +125°C	6 SC70	ABA
MAX4231AUT+T	-40°C to +125°C	6 SOT23	ABNF
MAX4231ART+T	-40°C to +125°C	6 UCSP	AAM
MAX4231AYT+T	-40°C to +125°C	6 Thin $\mu$ DFN (Ultra-Thin LGA)	+AH

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

[Ordering Information](#) continued at end of data sheet.

## Typical Operating Circuit



**Absolute Maximum Ratings**

Supply Voltage (V <sub>DD</sub> to V <sub>SS</sub> )	.....6V	8-Pin μMAX® (derate 4.8mW/°C above +70°C)	.....387.8mW
All Other Pins	.....(V <sub>SS</sub> - 0.3V) to (V <sub>DD</sub> + 0.3V)	10-Pin μMAX (derate 8.8mW/°C above +70°C)	.....707.3mW
Output Short-Circuit Duration to V <sub>DD</sub> or V <sub>SS</sub> (Note 1)	.....10s	10-Bump UCSP (derate 5.6mW/°C above +70°C)	.....448.7mW
Continuous Power Dissipation (Multilayer, T <sub>A</sub> = +70°C)		14-Pin SO (derate 11.9mW/°C above +70°C)	.....952.4mW
5-Pin SC70 (derate 3.1mW/°C above +70°C)	.....247mW	14-Pin TSSOP (derate 10mW/°C above +70°C)	.....796.8mW
5-Pin SOT23 (derate 3.9mW/°C above +70°C)	.....313mW	Operating Temperature Range	.....-40°C to +125°C
6-Pin SC70 (derate 3.1mW/°C above +70°C)	.....245mW	Junction Temperature	.....+150°C
6-Pin SOT23 (derate 13.4mW/°C above +70°C)	.....1072mW	Storage Temperature Range	.....-65°C to +150°C
6-Pin Thin μDFN (derate 2.1mW/°C above +70°C)	.....170.2mW	Lead Temperature	
6-Bump UCSP (derate 3.9mW/°C above +70°C)	.....308.3mW	(excluding 6 and 10 UCSP, soldering, 10s)	.....+300°C
8-Pin SOT23 (derate 5.1mW/°C above +70°C)	.....408.2mW	Soldering Temperature (reflow)	.....+260°C

μMAX is a registered trademark of Maxim Integrated Products, Inc.

**Note 1:** Package power dissipation should also be observed.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**DC Electrical Characteristics**

(V<sub>DD</sub> = 2.7V, V<sub>SS</sub> = 0V, V<sub>CM</sub> = V<sub>DD</sub>/2, V<sub>OUT</sub> = (V<sub>DD</sub>/2), R<sub>L</sub> = ∞ connected to (V<sub>DD</sub>/2), V<sub>SHDN</sub> = V<sub>DD</sub>, T<sub>A</sub> = +25°C, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Voltage Range	V <sub>DD</sub>	Inferred from PSRR test	2.7		5.5	V
Input Offset Voltage	V <sub>OS</sub>			0.85	±6	mV
Input Bias Current (Note 4)	I <sub>B</sub>	V <sub>CM</sub> = V <sub>SS</sub> to V <sub>DD</sub>			1	pA
Input Offset Current	I <sub>OS</sub>	V <sub>CM</sub> = V <sub>SS</sub> to V <sub>DD</sub>		1		pA
Input Resistance	R <sub>IN</sub>			1000		MΩ
Common-Mode Input Voltage Range	V <sub>CM</sub>	Inferred from CMRR test	V <sub>SS</sub>		V <sub>DD</sub>	V
Common-Mode Rejection Ratio	CMRR	V <sub>SS</sub> < V <sub>CM</sub> < V <sub>DD</sub>	52	70		dB
Power-Supply Rejection Ratio	PSRR	V <sub>DD</sub> = 2.7V to 5.5V	73	85		dB
Shutdown Output Impedance	R <sub>OUT</sub>	V <sub>SHDN</sub> = 0V (Note 3)		10		Ω
Output Voltage in Shutdown	V <sub>OUT(SHDN)</sub>	V <sub>SHDN</sub> = 0V, R <sub>L</sub> = 200Ω (Note 3)		68		mV
Large-Signal Voltage Gain	A <sub>VOL</sub>	V <sub>SS</sub> + 0.20V < V <sub>OUT</sub> < V <sub>DD</sub> - 0.20V	R <sub>L</sub> = 100kΩ	100		dB
			R <sub>L</sub> = 2kΩ	85	98	
			R <sub>L</sub> = 200Ω	74	80	
Output Voltage Swing	V <sub>OUT</sub>	R <sub>L</sub> = 32Ω	V <sub>DD</sub> - V <sub>OH</sub>	400	500	mV
			V <sub>OL</sub> - V <sub>SS</sub>	360	500	
		R <sub>L</sub> = 200Ω	V <sub>DD</sub> - V <sub>OH</sub>	80	120	
			V <sub>OL</sub> - V <sub>SS</sub>	70	120	
		R <sub>L</sub> = 2kΩ	V <sub>DD</sub> - V <sub>OH</sub>	8	14	
			V <sub>OL</sub> - V <sub>SS</sub>	7	14	

**DC Electrical Characteristics (continued)**

( $V_{DD} = 2.7V$ ,  $V_{SS} = 0V$ ,  $V_{CM} = V_{DD}/2$ ,  $V_{OUT} = (V_{DD}/2)$ ,  $R_L = \infty$  connected to  $(V_{DD}/2)$ ,  $V_{\overline{SHDN}} = V_{DD}$ ,  $T_A = +25^\circ C$ , unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Output Source/Sink Current	$I_{OUT}$	$V_{DD} = 2.7V$ , $V_{IN} = \pm 100mV$			70		mA
		$V_{DD} = 5V$ , $V_{IN} = \pm 100mV$			200		
Output Voltage		$I_L = 10mA$	$V_{DD} = 2.7V$	$V_{DD} - V_{OH}$	128	200	mV
				$V_{OL} - V_{SS}$	112	175	
		$I_L = 30mA$	$V_{DD} = 5V$	$V_{DD} - V_{OH}$	240	320	
				$V_{OL} - V_{SS}$	224	300	
Quiescent Supply Current (per Amplifier)	$I_{DD}$	$V_{DD} = 5.5V$ , $V_{CM} = V_{DD}/2$			1.2	2.3	mA
		$V_{DD} = 2.7V$ , $V_{CM} = V_{DD}/2$			1.1	2.0	
Shutdown Supply Current (per Amplifier) (Note 3)	$I_{DD(\overline{SHDN})}$	$V_{\overline{SHDN}} = 0V$ , $R_L = \infty$	$V_{DD} = 5.5V$		0.5	1	$\mu A$
			$V_{DD} = 2.7V$		0.1	1	
SHDN Logic Threshold (Note 3)	$V_{IL}$	Shutdown mode				0.8	V
	$V_{IH}$	Normal mode		$V_{DD} \times 0.57$			
SHDN Input Bias Current		$V_{SS} < V_{\overline{SHDN}} < V_{DD}$ (Note 3)			50		$\mu A$

**DC Electrical Characteristics**

( $V_{DD} = 2.7V$ ,  $V_{SS} = 0V$ ,  $V_{CM} = V_{DD}/2$ ,  $V_{OUT} = (V_{DD}/2)$ ,  $R_L = \infty$  connected to  $(V_{DD}/2)$ ,  $V_{\overline{SHDN}} = V_{DD}$ ,  $T_A = -40$  to  $+125^\circ C$ , unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Operating Supply Voltage Range	$V_{DD}$	Inferred from PSRR test		2.7		5.5	V
Input Offset Voltage	$V_{OS}$					$\pm 8$	mV
Offset-Voltage Tempco	$\Delta V_{OS}/\Delta T$				$\pm 3$		$\mu V/^\circ C$
Input Bias Current (Note 4)	$I_B$	$T_A = -40^\circ C$ to $+85^\circ C$				17	$\mu A$
		$T_A = -40^\circ C$ to $+125^\circ C$				550	
Common-Mode Input Voltage Range	$V_{CM}$	Inferred from CMRR test		$V_{SS}$		$V_{DD}$	V
Common-Mode Rejection Ratio	CMRR	$V_{SS} < V_{CM} < V_{DD}$		46			dB
Power-Supply Rejection Ratio	PSRR	$V_{DD} = 2.7V$ to $5.5V$		70			dB
Output Voltage in Shutdown	$V_{OUT(\overline{SHDN})}$	$V_{\overline{SHDN}} = 0V$ , $R_L = 200\Omega$ (Note 3)				150	mV
Large-Signal Voltage Gain	$A_{VOL}$	$V_{SS} + 0.20V$ $< V_{DD} - 0.20V$	$R_L = 2k\Omega$	76			dB
			$R_L = 200\Omega$	67			
Output Voltage Swing	$V_{OUT}$	$R_L = 32\Omega$ $T_A = +85^\circ C$	$V_{DD} - V_{OH}$			650	mV
			$V_{OL} - V_{SS}$			650	
		$R_L = 200\Omega$	$V_{DD} - V_{OH}$			150	
			$V_{OL} - V_{SS}$			150	
		$R_L = 2k\Omega$	$V_{DD} - V_{OH}$			20	
			$V_{OL} - V_{SS}$			20	

## DC Electrical Characteristics

( $V_{DD} = 2.7V$ ,  $V_{SS} = 0V$ ,  $V_{CM} = V_{DD}/2$ ,  $V_{OUT} = (V_{DD}/2)$ ,  $R_L = \infty$  connected to  $(V_{DD}/2)$ ,  $V_{\overline{SHDN}} = V_{DD}$ ,  $T_A = -40$  to  $+125^\circ C$ , unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Output Voltage		$I_L = 10mA$	$V_{DD} = 2.7V$	$V_{DD} - V_{OH}$		250	mV
				$V_{OL} - V_{SS}$		230	
		$I_L = 30mA$ $T_A = -40^\circ C$ to $+85^\circ$	$V_{DD} = 5V$	$V_{DD} - V_{OH}$		400	
				$V_{OL} - V_{SS}$		370	
Quiescent Supply Current (per Amplifier)	$I_{DD}$	$V_{DD} = 5.5V$ , $V_{CM} = V_{DD}/2$				2.8	mA
		$V_{DD} = 2.7V$ , $V_{CM} = V_{DD}/2$				2.5	
Shutdown Supply Current (per Amplifier) (Note 3)	$I_{DD}(\overline{SHDN})$	$V_{\overline{SHDN}} < 0V$ , $R_L = \infty$		$V_{DD} = 5.5V$		2.0	μA
				$V_{DD} = 2.7V$		2.0	
SHDN Logic Threshold (Note 3)	$V_{IL}$	Shutdown mode				0.8	V
	$V_{IH}$	Normal mode		$V_{DD} \times 0.61$			

## AC Electrical Characteristics

( $V_{DD} = 2.7V$ ,  $V_{SS} = 0V$ ,  $V_{CM} = V_{DD}/2$ ,  $V_{OUT} = (V_{DD}/2)$ ,  $R_L = \infty$  connected to  $(V_{DD}/2)$ ,  $V_{\overline{SHDN}} = V_{DD}$ ,  $T_A = +125^\circ C$ , unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Gain-Bandwidth Product	GBWP	$V_{CM} = V_{DD}/2$		10		MHz
Full-Power Bandwidth	FPBW	$V_{OUT} = 2V_{P-P}$ , $V_{DD} = 5V$		0.8		MHz
Slew Rate	SR			10		V/μs
Phase Margin	PM			70		Degrees
Gain Margin	GM			15		dB
Total Harmonic Distortion Plus Noise	THD+N	$f = 10kHz$ , $V_{OUT} = 2V_{P-P}$ , $A_{VCL} = 1V/V$		0.0005		%
Input Capacitance	$C_{IN}$			8		pF
Voltage-Noise Density	$e_n$	$f = 1kHz$		15		nV/√Hz
		$f = 10kHz$		12		
Channel-to-Channel Isolation		$f = 1kHz$ , $R_L = 100k\Omega$		125		dB
Capacitive-Load Stability		$A_{VCL} = 1V/V$ , no sustained oscillations		780		pF
Shutdown Time	$t_{\overline{SHDN}}$	(Note 3)		1		μs
Enable Time from Shutdown	$t_{ENABLE}$	(Note 3)		6		μs
Power-Up Time	$t_{ON}$			5		μs







**Note 2:** All units 100% tested at  $+25^\circ C$ . All temperature limits are guaranteed by design.

**Note 3:** SHDN logic parameters are for the MAX4231/MAX4233 only.

**Note 4:** Guaranteed by design.










Typical Operating Characteristics

( $V_{DD} = 2.7V$ ,  $V_{SS} = 0V$ ,  $V_{CM} = V_{DD}/2$ ,  $V_{OUT} = V_{DD}/2$ ,  $R_L = \infty$ , connected to  $V_{DD}/2$ ,  $\overline{SHDN} = V_{DD}$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)












Typical Operating Characteristics (continued)

( $V_{DD} = 2.7V$ ,  $V_{SS} = 0V$ ,  $V_{CM} = V_{DD}/2$ ,  $V_{OUT} = V_{DD}/2$ ,  $R_L = \infty$ , connected to  $V_{DD}/2$ ,  $V_{SHDN} = V_{DD}$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)



Typical Operating Characteristics (continued)

( $V_{DD} = 2.7V$ ,  $V_{SS} = 0V$ ,  $V_{CM} = V_{DD}/2$ ,  $V_{OUT} = V_{DD}/2$ ,  $R_L = \infty$ , connected to  $V_{DD}/2$ ,  $V_{SHDN} = V_{DD}$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)



## Pin Description

PIN					BUMP		NAME	FUNCTION
MAX4230 SOT23/ SC70	MAX4231 SOT23/ SC70/Thin μDFN	MAX4232 SOT23/ μMAX	MAX4233 μMAX	MAX4234 TSSOP/SO	MAX4231 UCSP	MAX4233 UCSP		
1	1	—	—	—	B1	—	IN+	Noninverting Input
2	2	4	4	11	A1	B4	VSS	Negative Supply Input. Connect to ground for single- supply operation.
3	3	—	—	—	B2	—	IN-	Inverting Input
4	4	—	—	—	A2	—	OUT	Amplifier Output
5	6	8	10	4	A3	B1	VDD	Positive Supply Input
—	5	—	5, 6	—	B3	C4, A4	$\overline{\text{SHDN}}$ , SHDN1, SHDN2	Shutdown Control. Tie to high for normal operation.
—	—	3	3	3	—	C3	IN1+	Noninverting Input to Amplifier 1
—	—	2	2	2	—	C2	IN1-	Inverting Input to Amplifier 1
—	—	1	1	1	—	C1	OUT1	Amplifier 1 Output
—	—	5	7	5	—	A3	IN2+	Noninverting Input to Amplifier 2
—	—	6	8	6	—	A2	IN2-	Inverting Input to Amplifier 2
—	—	7	9	7	—	A1	OUT2	Amplifier 2 Output
—	—	—	—	10, 12	—	—	IN3+, N4+	Noninverting Input to Amplifiers 3
—	—	—	—	9, 13	—	—	IN3-, IN4-	Inverting Input to Amplifiers 3 and
—	—	—	—	8, 14	—	—	OUT3, OUT4	Amplifiers 3 and 4 Outputs

## Detailed Description

### Rail-to-Rail Input Stage

The MAX4230–MAX4234 CMOS operational amplifiers have parallel-connected n- and p-channel differential input stages that combine to accept a common-mode range extending to both supply rails. The n-channel stage is active for common-mode input voltages typically greater than ( $V_{SS} + 1.2V$ ), and the p-channel stage is active for common-mode input voltages typically less than ( $V_{DD} - 1.2V$ ).

## Applications Information

### Package Power Dissipation

**Warning: Due to the high output current drive, this op amp can exceed the absolute maximum power-dissipation rating.** As a general rule, as long as the peak current is less than or equal to 40mA, the maximum

package power dissipation is not exceeded for any of the package types offered. There are some exceptions to this rule, however. The absolute maximum power-dissipation rating of each package should always be verified using the following equations. The equation below gives an approximation of the package power dissipation:

$$P_{IC(DISS)} \cong V_{RMS} I_{RMS} \cos\theta$$

where:

$V_{RMS}$  = RMS voltage from  $V_{DD}$  to  $V_{OUT}$  when sourcing current and RMS voltage from  $V_{OUT}$  to  $V_{SS}$  when sinking current.

$I_{RMS}$  = RMS current flowing out of or into the op amp and the load.

$\theta$  = phase difference between the voltage and the current. For resistive loads,  $\cos\theta = 1$ .






Figure 1. MAX4230/MAX4231 Used in Single-Supply Operation Circuit Example

For example, the circuit in [Figure 1](#) has a package power dissipation of 196mW:

$$\begin{aligned}
 V_{RMS} &\cong (V_{DD} - V_{DC}) + \frac{V_{PEAK}}{\sqrt{2}} \\
 &= 3.6V - 1.8V + \frac{1.0V}{\sqrt{2}} = 2.507V_{RMS} \\
 I_{RMS} &\cong I_{DC} + \frac{I_{PEAK}}{\sqrt{2}} = \frac{1.8V}{32\Omega} + \frac{1.0V / 32\Omega}{\sqrt{2}} \\
 &= 78.4mA_{RMS}
 \end{aligned}$$

where:

$V_{DC}$  = the DC component of the output voltage.

$I_{DC}$  = the DC component of the output current.

$V_{PEAK}$  = the highest positive excursion of the AC component of the output voltage.

$I_{PEAK}$  = the highest positive excursion of the AC component of the output current.

Therefore:

$$\begin{aligned}
 P_{IC(DISS)} &= V_{RMS} I_{RMS} \cos \theta \\
 &= 196mW
 \end{aligned}$$

Adding a coupling capacitor improves the package power dissipation because there is no DC current to the load, as shown in [Figure 2](#):




Figure 2. Circuit Example: Adding a Coupling Capacitor Greatly Reduces Power Dissipation of its Package

$$\begin{aligned}
 V_{RMS} &\cong \frac{V_{PEAK}}{\sqrt{2}} \\
 &= \frac{1.0V}{\sqrt{2}} = 0.707V_{RMS} \\
 I_{RMS} &\cong I_{DC} + \frac{I_{PEAK}}{\sqrt{2}} = 0A + \frac{1.0V / 32\Omega}{\sqrt{2}} \\
 &= 22.1mA_{RMS}
 \end{aligned}$$

Therefore:

$$\begin{aligned}
 P_{IC(DISS)} &= V_{RMS} I_{RMS} \cos \theta \\
 &= 15.6mW
 \end{aligned}$$

If the configuration in [Figure 1](#) were used with all four of the MAX4234 amplifiers, the absolute maximum power dissipation rating of this package would be exceeded (see the [Absolute Maximum Ratings](#) section).

### 60mW Single-Supply Stereo Headphone Driver

Two MAX4230/MAX4231s can be used as a single-supply, stereo headphone driver. The circuit shown in [Figure 2](#) can deliver 60mW per channel with 1% distortion from a single 5V supply.

The input capacitor ( $C_{IN}$ ), in conjunction with  $R_{IN}$ , forms a highpass filter that removes the DC bias from the incoming signal. The -3dB point of the highpass filter is given by

$$f_{-3dB} = \frac{1}{2\pi R_{IN} C_{IN}}$$




Figure 3. Dual MAX4230/MAX4231 Bridge Amplifier for 200mW at 3V




Figure 4. Rail-to-Rail Input/Output Range

Choose gain-setting resistors  $R_{IN}$  and  $R_F$  according to the amount of desired gain, keeping in mind the maximum output amplitude. The output coupling capacitor,  $C_{OUT}$ , blocks the DC component of the amplifier output, preventing DC current flowing to the load. The output capacitor and the load impedance form a highpass filter with the -3dB point determined by:

$$f_{-3dB} = \frac{1}{2\pi R_{IN} C_{OUT}}$$

For a 32Ω load, a 100μF aluminum electrolytic capacitor gives a low-frequency pole at 50Hz.

### Bridge Amplifier

The circuit shown in Figure 3 uses a dual MAX4230 to implement a 3V, 200mW amplifier suitable for use in size-constrained applications. This configuration eliminates the need for the large coupling capacitor required by the single op-amp speaker driver when single-supply operation is necessary. Voltage gain is set to 10V/V; however, it can be changed by adjusting the 82kΩ resistor value.

### Rail-to-Rail Input Stage

The MAX4230–MAX4234 CMOS op amps have parallel connected n- and p-channel differential input stages that combine to accept a common-mode range extending to both supply rails. The n-channel stage is active for common-mode input voltages typically greater than ( $V_{SS} + 1.2V$ ), and the p-channel stage is active for common-mode input voltages typically less than ( $V_{DD} - 1.2V$ ).

### Rail-to-Rail Output Stage

The minimum output is within millivolts of ground for single-supply operation, where the load is referenced to ground ( $V_{SS}$ ). Figure 4 shows the input voltage range and the output voltage swing of a MAX4230 connected as a voltage follower. The maximum output voltage swing is load dependent; however, it is guaranteed to be within 500mV of the positive rail ( $V_{DD} = 2.7V$ ) even with maximum load (32Ω to ground).

Observe the [Absolute Maximum Ratings](#) for power dissipation and output short-circuit duration (10s, max) because the output current can exceed 200mA (see the [Typical Operating Characteristics](#).)

### Input Capacitance

One consequence of the parallel-connected differential input stages for rail-to-rail operation is a relatively large input capacitance  $C_{IN}$  (5pF typ). This introduces a pole at frequency  $(2\pi R' C_{IN})^{-1}$ , where  $R'$  is the parallel combination of the gain-setting resistors for the inverting or noninverting amplifier configuration (Figure 5). If the pole frequency is less than or comparable to the unity-gain bandwidth (10MHz), the phase margin is reduced, and the amplifier exhibits degraded AC performance through either ringing in the step response or sustained oscillations. The pole frequency is 10MHz when  $R' = 2k\Omega$ . To maximize stability,  $R' \ll 2k\Omega$  is recommended.




Figure 5. Inverting and Noninverting Amplifiers with Feedback Compensation

To improve step response when  $R' > 2k\Omega$ , connect small capacitor  $C_f$  between the inverting input and output. Choose  $C_f$  as follows:

$$C_f = 8(R/R_f) \text{ [pf]}$$

where  $R_f$  is the feedback resistor and  $R$  is the gain-setting resistor (Figure 5).

### Driving Capacitive Loads

The MAX4230–MAX4234 have a high tolerance for capacitive loads. They are stable with capacitive loads up to 780pF. Figure 6 is a graph of the stable operating region for various capacitive loads vs. resistive loads. Figures 7 and 8 show the transient response with excessive capacitive loads (1500pF), with and without the addition of an isolation resistor in series with the output. Figure 9 shows a typical noninverting capacitive-load-driving circuit in the unity-gain configuration.




Figure 6. Capacitive-Load Stability




Figure 7. Small-Signal Transient Response with Excessive Capacitive Load




Figure 8. Small-Signal Transient Response with Excessive Capacitive Load with Isolation Resistor




Figure 9. Capacitive-Load-Driving Circuit




Figure 11. Shutdown Enable/Disable Supply Current




Figure 10. Shutdown Output Voltage Enable/Disable




Figure 12. Power-Up/Down Supply Current

The resistor improves the circuit’s phase margin by isolating the load capacitor from the op amp’s output.

**Power-Up and Shutdown Modes**


The MAX4231/MAX4233 have a shutdown option. When the shutdown pin (SHDN) is pulled low, supply current drops to 0.5μA per amplifier (V<sub>DD</sub> = 2.7V), the amplifiers are disabled, and their outputs are driven to V<sub>SS</sub>. Since the outputs are actively driven to V<sub>SS</sub> in shutdown, any pullup resistor on the output causes a current drain from the supply. Pulling SHDN high enables the amplifier. In the dual MAX4233, the two amplifiers shut down independently. Figure 10 shows the MAX4231’s output voltage to a shutdown pulse. The MAX4231–MAX4234 typically settle within 5μs after power-up. Figures 11 and 12 show I<sub>DD</sub> to a shutdown plus and voltage power-up cycle.

**Selector Guide**

PART	AMPS PER PACKAGE	SHUTDOWN MODE
MAX4230	Single	—
MAX4231	Single	Yes
MAX4232	Dual	—
MAX4233	Dual	Yes
MAX4234	Quad	—

When exiting shutdown, there is a 6μs delay before the amplifier’s output becomes active (Figure 10).

Pin/Bump Configurations



Power Supplies and Layout

The MAX4230–MAX4234 can operate from a single 2.7V to 5.5V supply, or from dual  $\pm 1.35V$  to  $\pm 2.5V$  supplies. In single-supply operation, bypass the power supply with a 0.1 $\mu$ F ceramic capacitor. For dual-supply operation, bypass each supply to ground. Good layout improves performance by decreasing the amount of stray capacitance at the op amps’ inputs and outputs. Decrease stray capacitance by placing external components close to the op amps’ pins, minimizing trace and lead lengths.

Ordering Information (continued)

PART	TEMP RANGE	PIN-PACKAGE	TOP MARK
MAX4232AKA+T	-40°C to +125°C	8 SOT23	AAKW
MAX4232AKA/V+T	-40°C to +125°C	8 SOT23	AEQW
MAX4232AUA+T	-40°C to +125°C	8 $\mu$ MAX	—
MAX4233AUB+T	-40°C to +125°C	10 $\mu$ MAX	—
MAX4233ABC+T	-40°C to +125°C	10 UCSP	ABF
MAX4234AUD	-40°C to +125°C	14 TSSOP	—
MAX4234AUD/V+T	-40°C to +125°C	14 TSSOP	+YWD
MAX4234ASD	-40°C to +125°C	14 SO	—

+Denotes a lead-free(Pb)/RoHS-compliant package.  
T = Tape and reel.  
/V denotes an automotive-qualified part.  
\*EP = Exposed pad.

## Package Information

For the latest package outline information and land patterns (footprints), go to [www.maximintegrated.com/packages](http://www.maximintegrated.com/packages). Note that a “+”, “#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.	LAND PATTERN NO.
5 SC70	X5+1	<a href="#">21-0076</a>	<a href="#">90-0188</a>
6 SC70	X6SN+1	<a href="#">21-0077</a>	<a href="#">90-0189</a>
5 SOT23	U5+1	<a href="#">21-0057</a>	<a href="#">90-0174</a>
6 SOT23	U6SN+1	<a href="#">21-0058</a>	<a href="#">90-0175</a>
8 μMAX	U8+1	<a href="#">21-0036</a>	<a href="#">90-0092</a>
8 SOT23	K8+5	<a href="#">21-0078</a>	<a href="#">90-0176</a>
10 μMAX	U10+2	<a href="#">21-0061</a>	<a href="#">90-0330</a>
10 UCSP	B12+4	<a href="#">21-0104</a>	—
6 UCSP	R61A1+1	<a href="#">21-0228</a>	—
6 Thin μDFN (Ultra-Thin LGA)	Y61A1+1	<a href="#">21-0190</a>	<a href="#">90-0233</a>
14 TSSOP	U14+1	<a href="#">21-0066</a>	<a href="#">90-0113</a>
14 SO	S14+1	<a href="#">21-0041</a>	<a href="#">90-0112</a>