



General Description

The MAX4940/MAX4940A integrated circuits generate high-voltage, high-frequency, unipolar or bipolar pulses from low-voltage logic inputs. These guad/dual pulsers feature independent logic inputs, independent high-voltage pulser outputs with active clamps and independent high-voltage supply inputs.

The MAX4940/MAX4940A feature quad, high-voltage pulsers with 8.5Ω output impedance for the high-voltage outputs and a 21Ω impedance for the active clamp. The high-voltage outputs can provide 2.0A (typ) output current.

All devices use two logic inputs per channel to control the positive and negative pulses. The MAX4940/ MAX4940A have a dedicated input to control the active clamp. All devices feature an independent enable input EN. All digital inputs are CMOS compatible (see the Ordering Information/Selector Guide).

The MAX4940/MAX4940A are available in a 56-pin, 8mm x 8mm, TQFN exposed pad package and are specified over the 0°C to +70°C commercial temperature range.

Warning: Exercise caution. The MAX4940/MAX4940A are designed to operate with high voltages.

Applications

Ultrasound Medical Imaging Flaw Detection Piezoelectric Drivers Test Instruments Cleaning Equipment

Features


- High-Density Quad-Channel Pulser in One **Package**
- ♦ 0 to +220V Unipolar or ±110V Bipolar Outputs
- 8.5 Ω (typ) Output Impedance and 2.0A (typ) **Output Current**
- ♦ 21Ω (typ) Always-On Active Clamp with Integrated **Blocking Diodes**
- Integrated Output Diodes (MAX4940A Only)
- No Special Power-Supply Sequencing Required for Trilevel Applications
- Matched Rise/Fall Times and Matched **Propagation Delays**
- **♦ CMOS-Compatible Logic Inputs**
- ◆ 56-Pin, 8mm x 8mm, TQFN Package

Ordering Information/ **Selector Guide**

PART	OUTPUT BLOCKING DIODE	OUTPUT CURRENT (A)	PIN- PACKAGE
MAX4940CTN+	None	2.0 (typ)	56 TQFN-EP*
MAX4940ACTN+	OUT2A, OUT2B	2.0 (typ)	56 TQFN-EP*

Note: Devices operate over the 0°C to +70°C temperature range. +Denotes a lead(Pb)-free/RoHS-compliant package.

Pin Configuration



MIXIM

Maxim Integrated Products 1

^{*}EP = Exposed pad.

ABSOLUTE MAXIMUM RATINGS

1	(Voltages referenced to GND.)
	V _{DD} Logic Supply Voltage0.3V to +6V
1	VCC Output Driver Positive Supply Voltage0.3V to +15V
	VEE Output Driver Negative Supply Voltage15V to +0.3V
ı	VPP_ High-Positive Supply Voltage0.3V to (V _{NN} _ + 220V)
	V _{NN} _ Low-Negative Supply Voltage220V to +0.3V
	VPP1 - VNN1, VPP2 - VNN2 Supply Voltage0.6V to +250V
	INP_, INN_, CLP_, EN Logic Input0.3V to (VDD + 0.3V)
	C _{GN_} Voltage (-0.3V + V _{NN_}) to (+15V + V _{NN_})
	CGP_ Voltage(+0.3V + VPP_) to (-15V + VPP_)

CDP_, CDN_ Voltage	0.3V to VCC
Continuous Power Dissipation (TA =	+70°C)
56-Pin TQFN (derate 47.6mW/°C a	above +70°C)3809mW
Thermal Resistance (Note 1)	
θJA	21°C/W
θJC	1°C/W
Operating Temperature Range	0°C to +70°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s).	+300°C

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = +3V, V_{CC} = +12V, V_{EE} = -12V, V_{PP} = +100V, V_{NN} = -100V, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY (VDD, VCC, VE	E, V _{PP} , V _{NN}	_)	'			
Logic Supply Voltage	V _{DD}		2.37	3	6	V
Positive Drive Supply Voltage	Vcc		4.75	12	12.6	V
Negative Drive Supply Voltage	VEE		1.05 x (-Vcc)	-Vcc	0.95 x (-V _{CC})	V
High-Side Supply Voltage	VPP1		0		+200	V
Low-Side Supply Voltage	V _{NN1}		-200		0	V
High-Side Supply Voltage	V _{PP2}		0		V _{PP1}	V
Low-Side Supply Voltage	V _{NN2}		V _{NN1}		0	V
V _{PP_} - V _{NN_} Supply Voltage			0		+200	V
SUPPLY CURRENT (for single of	hannel)					
		VINN_VINP_VCLP_ = 0 or VDD, VEN = 0			1	μA
V _{DD} Supply Current	IDD	VEN = VDD, VCLP_ = 0 or VDD, VINN_ = VINP_, f = 5MHz, one channel switching		100	200	μΑ
		V _{EN} = 0 (static)			1	
		V _{EN} = V _{DD} (static)			10	μΑ
V _{CC} Supply Current	Icc_	VEN = VDD, VCLP_ = 0 or VDD, VINN_ = VINP_, f = 5MHz, VCC = +12V, VDD = +3V, one channel switching		36		m ^
		VEN = VDD, VCLP_ = 0 or VDD, VINN_ = VINP_, f = 5MHz, VCC = +5V, VDD = +3V, one channel switching	15		- mA	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +3V, V_{CC} = +12V, V_{EE} = -12V, V_{PP} = +100V, V_{NN} = -100V, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25$ °C.) (Note 2)

PARAMETER	SYMBOL	CC	ONDITIONS	MIN	TYP	MAX	UNITS	
		VEN = 0 or VDD (s	static)			1		
VEE_ Supply Current	IEE_		VDD, VCLP_ = VDD, 5MHz, four pulses, nnel switching			100	μΑ	
			= V _{DD} , V _{CLP} = V _{DD} , 5MHz, four pulses, nnel switching			200		
		VEN = 0 or VDD (s	static)			1	μΑ	
VPP_ Supply Current	lee		_ = 0 or V _{DD} , V _{INN} _ = V _{PP} _ = +5V, V _{NN} _ = -5V, nnel switching		9			
	IPP_	VEN = VDD, VCLP VPP_ = +80V, VNN f = 10MHz, four p one channel switch	$N_{\perp} = -80V$, PRF = 10kHz, ulses, no load,		0.6		mA	
		VEN = 0 or VDD (s	static)			1	μΑ	
V _{NN} _ Supply Current	I _{NN} _	VEN = VDD, VCLP_ = 0 or VDD, VINN_ = VINP_, f = 5MHz, VPP_ = +5V, VNN_ = -5V, no load, one channel switching			9			
		VEN = VDD, VINC_ = 0 or VDD, VPP_ = +80V, VNN_ = -80V, PRF = 10kHz, f = 10MHz, four pulses, no load, one channel switching			0.6		mA	
LOGIC INPUTS (EN, INN_, INP_,	CLP_)	1						
Low-Level Input Voltage	VIL					0.25 x V _{DD}	V	
High-Level Input Voltage	VIH			0.75 x V _{DD}			V	
Logic-Input Capacitance	CIN				5		рF	
Logic-Input Leakage	I _{IN}	V _{IN} = 0 or V _{DD}			0	±1	μΑ	
OUTPUT (OUT_)	1	1		l				
		No load at OUT_		VNN_		VPP_	V	
OUT_ Output-Voltage Range	Vout_	100mA load (MA)	(4940), V _{CC} = +12V ±5%	V _{NN} _ +		V _{PP} 1.5	V	
		100mA load (MAX	$(4940A)$, $V_{CC} = +12V \pm 5\%$	V _{NN} _ + 2.5		V _{PP} 2.5	V	
Low-Side Output Impedance	Rols	I _{OUT_} = -50mA	V _{CC} = +12V ±5%		7.5	14	0	
(MAX4940)	HOLS	1001_ = -30111A	VCC = +5V ±5%		8	18	Ω	
High-Side Output Impedance	Rohs	I _{OUT_} = -50mA	VCC = +12V ±5%		9	14	$$ Ω \mid	
(MAX4940)	11000	$V_{CC} = +5V \pm 5\%$			10.5	18	22	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +3V, V_{CC} = +12V, V_{EE} = -12V, V_{PP} = +100V, V_{NN} = -100V, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25$ °C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Low-Side Output Impedance	Poug	I _{OUT_} = -50mA	$V_{CC} = +12V \pm 5\%$		8.5	17	
(MAX4940A)	Rols	$V_{CC} = +5V \pm 5\%$			10.0	21	Ω
High-Side Output Impedance	Poulo	VCC = +12			11.5	17	Ω
(MAX4940A)	Rohs	IOUT_ = -50mA	$V_{CC} = +5V \pm 5\%$		13.0	21	52
Low-Side Signal CLAMP Output	Poloo	I _{OUT_} = -50mA	$V_{CC} = +12V \pm 5\%$		18.7	45	Ω
Impedance	Rolsc	1001_ = -30111A	$V_{CC} = +5V \pm 5\%$		20	60	52
High-Side Signal CLAMP Output	Pougo	LOUT - 50mA	$V_{CC} = +12V \pm 5\%$		26.5	45	Ω
Impedance	Rohsc	$IOUT_ = -50mA$	$V_{CC} = +5V \pm 5\%$		37.0	60	52
PEAK CURRENT							
Low-Side Output Current	loL	VCC = +12V ±5%	, VOUT VNN_ = 100V	1.3	2.0		А
High-Side Output Current	Іон	Vcc = +12V ±5%	, V _{OUT_} - V _{PP_} = 100V	1.3	2.0		А
Low-Side Output Current Clamp	lolc	VCC = +12V ±5%	, V _{OUT_} = +40V	0.47	0.9		_
High-Side Output Current Clamp	Гонс	Vcc = +12V ±5%	, V _{OUT_} = +40V	0.47	0.9		A
0".0		MAX4940, MAX49	940A (OUT1_)		75		_
Off-Output Capacitance	Co(off)	MAX4940A (OUT:	2_)		45		pF
Off-Output Leakage Current	ILK	V _{NN} _ = -100V, V _P V _{OUT} = -100V to	P_ = +100V, V _{EN} = 0, +100V			±1	μΑ
GATE-SOURCE RESISTANCE		1001_ 1001		1			
Gate-Source Resistance	Rgs	V _{EN} = V _{DD}		5	7.5	10	kΩ
DYNAMIC CHARACTERISTICS (otherwise noted)	1 0	7.0		1,22
Logic Input-to-Output Rise Propagation Delay (Figure 1)	t _{PLH}	INN_/INP_ at 50%	to OUT_ 10/90%, _ = +5V, V _{NN} _ = -5V		15		ns
, , , , ,		1					
Logic Input-to-Output Fall Propagation Delay (Figure 1)	tpHL		5 to OUT_ 10/90%, _ = +5V, V _{NN} _ = -5V		15		ns
Logic Input-to-Output Rise Propagation Delay Clamp (Figure 1)	tPLO		to OUT_ 10/90%, _ = +5V, VNN_ = -5V		15		ns
Logic Input-to-Output Fall Propagation Delay Clamp (Figure 1)	tPHO		o to OUT_ 10/90%, _ = +5V, V _{NN} _ = -5V		15		ns
OUT_ Rise Time (GND to V _{PP} _) (Figure 1)	t _{ROP}	V _{PP} _ = +100V, V _N V _{CC} _ = +12V ±5%	N_ = -100V, 10% to 90%, %, VEE_ = -VCC_		9	20	ns
OUT_ Rise Time (V _{NN} _ to V _{PP} _) (Figure 1)	t _{RNP}	V _{PP} _ = +100V, V _N V _{CC} _ = +12V ±5%	N_ = -100V, 10% to 90%, %, VEE_ = -VCC_		10.5	35	ns
OUT_ Fall Time (GND to V _{NN} _) (Figure 1)	tFON	V _{PP} _ = +100V, V _N V _{CC} _ = +12V ±59	N_ = -100V, 10% to 90%, %, VEE_ = -VCC_		9	20	ns
OUT_ Fall Time (VPP_ to VNN_) (Figure 1)	tFPN	VPP_ = +100V, V _N V _{CC} = +12V ±5%	N_ = -100V, 10% to 90%, , VEE_ = -VCC_		10.5	35	ns
OUT_Rise Time (V _{NN} _ to GND) (Figure 1)	t _{RNO}	VPP_ = +100V, V _N V _{CC} = +12V ±5%	N_ = -100V, 10% to 90%, , VEE_ = -VCC_		17	35	ns

ELECTRICAL CHARACTERISTICS (continued)


 $(V_{DD} = +3V, V_{CC} = +12V, V_{EE} = -12V, V_{PP} = +100V, V_{NN} = -100V, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25$ °C.) (Note 2)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
OUT_ Fall Time (V _{PP} _ to GND) (Figure 1)	tFPO	VPP_ = +100V, V _{NN} _ = -100V, 10% to 90%, VCC = +12V ±5%, VEE_ = -VCC_		17	35	ns
Output Enable Time from EN (Figure 2)	tEN	VPP_ = +5V, V _{NN} _ = -5V			100	ns
Output Disable Time from EN (Figure 2)	tDI	VPP_ = +5V, V _{NN} _ = -5V			150	ns
2nd Harmonic Distortion LV	THD2_LV	four_ = 5MHz, V _{PP} _ = -V _{NN} _ = +5V, V _{CC} = +12V		-40		dB
2nd Harmonic Distortion HV	THD2_HV	fout_ = 5MHz, Vpp_ = -Vnn_ = +50V, Vcc = +12V, 10 periods		-45		dB
Pulse Cancellation	2HD	f _{OUT} = 5MHz, V _{PP} = -V _{NN} = +50V, V _{CC} = +12V, 10 periods, 1st harmonic cancellation		-43		dB
RMS Output Jitter	tJ			10		ps
Crosstalk	СТ	Adjacent channels, f = 5MHz		-60		dB


Note 2: Specifications are guaranteed for the stated global conditions, unless otherwise noted. 100% production tested at $T_A = +70$ °C. Specifications at $T_A = 0$ °C are guaranteed by design.

Typical Operating Characteristics

 $(V_{DD} = +3.3V, V_{CC} = +12V, V_{EE} = -12V, V_{PP} = +100V, V_{NN} = -100V, f_{OUT} = 5MHz, R_{L} = 100\Omega, C_{L} = 100pF, T_{A} = +25^{\circ}C, unless otherwise noted.)$








MAX4940/MAX4940A

Dual/Quad, Unipolar/Bipolar, High-Voltage Digital Pulsers

Typical Operating Characteristics (continued)


 $(V_{DD} = +3.3V, V_{CC} = +12V, V_{EE} = -12V, V_{PP} = +100V, V_{NN} = -100V, f_{OUT} = 5MHz, R_L = 100\Omega, C_L = 100pF, T_A = +25^{\circ}C, unless otherwise noted.)$




Typical Operating Characteristics (continued)

 $(V_{DD} = +3.3V, V_{CC} = +12V, V_{EE} = -12V, V_{PP} = +100V, V_{NN} = -100V, f_{OUT} = 5MHz, R_L = 100\Omega, C_L = 100pF, T_A = +25^{\circ}C, unless otherwise noted.)$







OUT_ FALL TIME (GND TO V_{NN}) vs. V_{CC}/V_{EE} Supply Voltage




INP_ TO OUT_ RISE PROPAGATION DELAY vs. Vcc/Vee Supply voltage




INP_ TO OUT_ RISE PROPAGATION DELAY vs. TEMPERATURE




INP_ TO OUT_ FALL PROPAGATION DELAY vs. Vcc/Vee Supply voltage




INP_ TO OUT_ FALL PROPAGATION DELAY vs. Temperature



JITTER
5MHz, V_{PP} = +5V, V_{NN} = -5V



 $\begin{array}{c} \text{SPECTRUM} \\ \text{5MHz, V}_{PP} & = +50\text{V, V}_{NN} & = -50\text{V} \end{array}$



Pin Description

PIN	NAME	FUNCTION
1	INP1A	Channel 1A High-Side Logic Input. See the <i>Truth Tables</i> section.
2	CLP1A	Channel 1A Clamp Logic Input. Clamp is turned on when CLP1A is high and when INP1A and INN1A are low. See the <i>Truth Table</i> section.
3	INN1A	Channel 1A Low-Side Logic Input. See the <i>Truth Tables</i> section.
4	INP2A	Channel 2A High-Side Logic Input. See the <i>Truth Tables</i> section.
5	CLP2A	Channel 2A Clamp Logic Input. Clamp is turned on when CLP2A is high and when INP2A and INN2A are low. See the <i>Truth Tables</i> section.
6	INN2A	Channel 2A Low-Side Logic Input. See the <i>Truth Tables</i> section.
7	AGND	Analog Ground. Must be connected to common GND.
8	EN	Enable Logic Input. Drive EN high to enable OUT1A, OUT1B, OUT2A, and OUT2B.
9	INP2B	Channel 2B High-Side Logic Input. See the <i>Truth Tables</i> section.
10	CLP2B	Channel 2B Clamp Logic Input. Clamp is turned on when CLP2B is high and when INP2B and INN2B are low. See the <i>Truth Tables</i> section.
11	INN2B	Channel 2B Low-Side Logic Input. See the <i>Truth Tables</i> section.
12	INP1B	Channel 1B High-Side Logic Input. See the <i>Truth Tables</i> section.
13	CLP1B	Channel 1B Clamp Logic Input. Clamp is turned on when CLP1B is high and when INP1B and INN1B are low. See the <i>Truth Tables</i> section.
14	INN1B	Channel 1B Low-Side Logic Input. See the Truth Tables section.
15	VEE	Negative Supply Input. Gate-drive supply voltage for the clamp. Bypass VEE to GND with a 0.1µF capacitor as close as possible to the device.
16, 27, 29, 34, 37, 42, 44, 55	GND	Ground
17, 54	Vcc	Gate-Drive Supply Voltage Input. Bypass V _{CC} to GND with a 0.1µF capacitor as close as possible to the device.
18	C _{DP1B}	Channel 1B High-Side Driver Output. Connect a 3.3nF capacitor between CDP1B and CGP1B as close as possible to the device.
19	C _{DN1B}	Channel 1B Low-Side Driver Output. Connect a 3.3nF capacitor between C _{DN1B} and C _{GN1B} as close as possible to the device.
20	C _{DN2B}	Channel 2B Low-Side Driver Output. Connect a 3.3nF capacitor between C _{DN2B} and C _{GN2B} as close as possible to the device.
21	C _{DP2B}	Channel 2B High-Side Driver Output. Connect a 3.3nF capacitor between CDP2B and CGP2B as close as possible to the device.
22	C _{GP2B}	Channel 2B High-Side Gate Input. Connect a 3.3nF capacitor between CDP2B and CGP2B as close as possible to the device.
23	C _{GN2B}	Channel 2B Low-Side Gate Input. Connect a 3.3nF capacitor between CDN2B and CGN2B as close as possible to the device.
24	C _{GN1B}	Channel 1B Low-Side Gate Input. Connect a 3.3nF capacitor between CDN1B and CGN1B as close as possible to the device.
25	C _{GP1B}	Channel 1B High-Side Gate Input. Connect a 3.3nF capacitor between CDP1B and CGP1B as close as possible to the device.

MIXIM

Pin Description (continued)

		Pin Description (continued)
PIN	NAME	FUNCTION
26, 45	VPP1	Channel 1A, 1B High-Side Positive Supply Voltage Input. Bypass V _{PP1} to GND with a 0.1µF capacitor as close as possible to the device.
28	OUT1B	Channel 1B Output
30, 41	V _{NN1}	Channel 1A, 1B Low-Side Negative Supply Voltage Input. Bypass V _{NN1} to GND with a 0.1µF capacitor as close as possible to the device.
31, 40	V _{NN2}	Channel 2A, 2B Low-Side Negative Supply Voltage Input. Bypass V _{NN2} to GND with a 0.1µF capacitor as close as possible to the device.
32, 39	N.C.	No Connection. Not connected internally.
33	OUT2B	Channel 2B Output
35, 36	V _{PP2}	Channel 2A, 2B High-Side Positive Supply Voltage Input. Bypass V _{PP2} to GND with a 0.1µF capacitor as close as possible to the device.
38	OUT2A	Channel 2A Output
43	OUT1A	Channel 1A Output
46	C _{GP1A}	Channel 1A High-Side Gate Input. Connect a 3.3nF capacitor between CDP1A and CGP1A as close as possible to the device.
47	CGN1A	Channel 1A Low-Side Gate Input. Connect a 3.3nF capacitor between C _{DN1A} and C _{GN1A} as close as possible to the device.
48	CGN2A	Channel 2A Low-Side Gate Input. Connect a 3.3nF capacitor between C _{DN2A} and C _{GN2A} as close as possible to the device.
49	CGP2A	Channel 2A High-Side Gate Input. Connect a 3.3nF capacitor between CDP2A and CGP2A as close as possible to the device.
50	CDP2A	Channel 2A High-Side Driver Output. Connect a 3.3nF capacitor between CDP2A and CGP2A as close as possible to the device.
51	CDN2A	Channel 2A Low-Side Driver Output. Connect a 3.3nF capacitor between C _{DN2A} and C _{GN2A} as close as possible to the device.
52	C _{DN1A}	Channel 1A Low-Side Driver Output. Connect a 3.3nF capacitor between C _{DN1A} and C _{GN1A} as close as possible to the device.
53	C _{DP1A}	Channel 1A High-Side Driver Output. Connect a 3.3nF capacitor between CDP1A and CGP1A as close as possible to the device.
56	V _{DD}	Logic-Supply Voltage Input. Bypass V _{DD} to GND with a 0.1µF capacitor as close as possible to the device.
_	EP	Exposed Pad. EP must be connected to VNN1.

Detailed Description

The MAX4940/MAX4940A are quad high-voltage, high-speed pulsers that can be independently configured for either unipolar/bipolar/multilevel pulse outputs (see Figures 5 and 6.). These devices have independent logic inputs for full pulse control and independent active clamps. The clamp input, CLP_, can be set high to activate the clamp automatically when the device is not pulsing to the positive or negative high-voltage supplies.

Logic Inputs (INP_, INN_, CLP_, EN)

INP_ controls the on and off states of the high-side FET, INN_ controls the on and off states of the low-side FET, and CLP_ controls the active clamp. A global enable input (EN) can be used to enable/disable all channels. These signals give complete control of the output stage of each driver (see the *Truth Tables* section for all logic combinations). The MAX4940/MAX4940A logic inputs are CMOS logic compatible and the logic levels are referenced to VDD for maximum flexibility. The low 5pF (typ) input capacitance of the logic inputs reduce loading and increase switching speed.

Truth Tables

MAX4940

	INPUTS		INPUTS OUTPUTS		OUTPUTS	STATE
EN	INP_	INN_	CLP_	OUT_	STATE	
0	X	X	Χ	High impedance	Powered up, INP_/INN_ disabled.	
1	0	0	0	High impedance	Powered up, all inputs enabled.	
1	0	0	1	GND	Powered up, all inputs enabled.	
1	0	1	X	V _{NN} _	Powered up, all inputs enabled.	
1	1	0	X	V _{PP} _	Powered up, all inputs enabled.	
1	1	1	Х	Not allowed	Not allowed.	

MAX4940A

	INPUTS		INPUTS OUTPUTS		OUTPUTS	
EN	INP1A INP1B	INN1A INN1B	CLP1A CLP1B	OUT1A OUT1B	STATE	
0	Х	Х	Х	High impedance	Powered up, INP_/INN_ disabled.	
1	0	0	0	High impedance	Powered up, all inputs enabled.	
1	0	0	1	GND	Powered up, all inputs enabled.	
1	0	1	0	V _{NN} _	Powered up, all inputs enabled.	
1	1	0	0	V _{PP} _	Powered up, all inputs enabled.	
1	1	1	1	Not allowed	Not allowed.	

	INPUTS		OUTPUTS		
EN	INP2A INP2B	INN2A INN2B	CLP2A CLP2B	OUT2A OUT2B	STATE
0	X	Χ	X	High impedance	Powered up, INP_/INN_ disabled.
1	0	0	0	High impedance	Powered up, all inputs enabled.
1	0	0	1	GND	Powered up, all inputs enabled.
1	0	1	X	V _{NN} _	Powered up, all inputs enabled.
1	1	0	X	V _{PP} _	Powered up, all inputs enabled.
1	1	1	Х	Not allowed	Not allowed.

X = Don't care.

0 = Logic-low.

1 = Logic-high.

Active Clamps

The MAX4940/MAX4940A feature an integrated active clamp circuit to improve pulse quality and reduce 2nd harmonic distortion. The clamp circuit consists of an n-channel (DC-coupled) and a p-channel (DC-coupled) high-voltage FETs that are switched on or off by the logic clamp input (CLP_).

The MAX4940/MAX4940A feature protected clamp devices, allowing the clamp circuit to be used in bipolar pulsing circuits (see Figures 3 and 4). A diode in series with the OUT_ output prevents the body diode of the low-side FET from turning on when a voltage lower than GND is present. Another diode in series with the OUT_ output prevents the body diode of the high-side FET from turning on when a voltage higher than ground is present. The MAX4940/ MAX4940A have an active clamp on all outputs.

For the MAX4940 only, the user can connect the active clamp input (CLP_) to a logic-high voltage and drive only the INP_ and INN_ inputs to minimize the number of signals used to drive the device. In this case, whenever both the INP_ and INN_ inputs are low and the CLP_ input is high, the active clamp circuit pulls the output to GND (see the *Truth Tables* section for more information).

Integrated Blocking Diodes (MAX4940A Only)

The high-voltage OUT2A/OUT2B outputs of the MAX4940A feature integrated blocking diodes that allow the user to implement multilevel pulsing by connecting the outputs of multiple pulser channels in parallel. Internal diodes in series with the OUT2A and OUT2B outputs prevent the body diode of the high-side and low-side FETs from switching on when a voltage greater than VNN2 or VPP2 is present on the output (see Figure 4).

Thermal Protection

A thermal shutdown circuit with a typical threshold of $+155^{\circ}$ C prevents damage due to excessive power dissipation. When the junction temperature exceeds T_J = $+155^{\circ}$ C, all outputs are disabled. Normal operation typically resumes after the IC's junction temperature drops below $+130^{\circ}$ C.

Applications Information

AC-Coupling Capacitor Selection

The value of all AC-coupling capacitors (between Cpp_ and Cgp_, and between CpN_ and CgN_) should be between 1nF to 10nF. The voltage rating of the capacitor should be greater than Vpp_ and VnN_. The capacitors should be placed as close as possible to the device.

Power Dissipation

The power dissipation of the MAX4940/MAX4940A consists of three major components caused by the current consumption from VCC, VPP_, and VNN_. The sum of these components (PVCC, PVPP_, and PVNN_) must be kept below the maximum power-dissipation limit. See the *Typical Operating Characteristics* section for more information on typical supply currents versus switching frequencies.

The device consumes most of the supply current from VCC supply to charge and discharge internal nodes such as the gate capacitance of the high-side FET (Cp) and the low-side FET (CN). Neglecting the small quiescent supply current and a small amount of current used to charge and discharge the capacitances at the internal gate clamp FETs, the power consumption can be estimated as follows:

$$\begin{aligned} P_{VCC} = & \left[\left(C_{N} \times V_{CC}^{2} \times f_{|N} \right) + \left(C_{P} \times V_{CC}^{2} \times f_{|N} \right) \right] \times \left(\mathsf{BRF} \times \mathsf{BTD} \right) \\ f_{|N} &= f_{|NN} + f_{|NP} \end{aligned}$$

where f_{INN}_ and f_{INP}_ are the switching frequency of the inputs INN_, INP_, respectively, and where BRF is the burst response frequency, and BTD is the burst time duration. The typical values of the gate capacitances are $C_N = 1.2 \mu F$, $C_P = 0.4 \mu F$.

See the *Typical Operating Characteristics* for VPP_ and VNN power consumption.

Power Supplies and Bypassing

The MAX4940/MAX4940A operate from independent supply voltage sets (only VDD, VCC, and VEE are common to all channels). VPP1/VNN1 supply two channels and VPP2/VNN2 supply the other two channels. The logic input circuit operates from a +2.37V to +6V single supply (VDD). The level-shift driver dual supplies, VCC/VEE operate from $\pm 4.75V$ to $\pm 12.6V$.

The VPP_/VNN_ high-side and low-side supplies are driven from a single positive supply up to +220V, from a single negative supply up to -220V, or from ± 110 V dual supplies. Either VPP_ or VNN_ can be set at 0. Bypass each supply input to ground with a 0.1 μ F capacitor as close as possible to the device.

Depending on the applications, additional bypassing may be needed to maintain the input of both VNN_ and VPP_ stable during output transitions. For example, with COUT = 100pF and ROUT = 100 Ω load, the use of an additional 10µF (typ) electrolytic capacitor is recommended.

Exposed Pad and Layout Concerns

The MAX4940/MAX4940A provide an exposed pad (EP) underneath the TQFN package for improved thermal performance. EP is internally connected to V_{NN1}. Connect EP to V_{NN1} externally. To aid heat dissipation, connect EP to a similarly sized pad on the component side of the PCB. This pad should be connected through the solder-side copper by several plated holes to a large heat spreading copper area to conduct heat away from the device.

The MAX4940/MAX4940A high-speed pulsers require low-inductance bypass capacitors to their supply inputs. High-speed PCB trace design practices are recommended. Pay

particular attention to minimize trace lengths and use sufficient trace width to reduce inductance. Use of surfacemount components is recommended.

Supply Sequencing

In a typical trilevel application when V_{NN1} and V_{NN2} are externally shorted (V_{NN1} = V_{NN2}), the MAX4940/ MAX4940A do not require any power sequencing. In general, and in particular for the multilevel application, V_{NN1} must be less than or equal to V_{NN2} (V_{NN1} \leq V_{NN2}) at all times. No other power-supply sequencing is required for the MAX4940/MAX4940A.

Timing Diagrams




Figure 1. Detail Timing ($R_L = 100\Omega$, $C_L = 100pF$)

Timing Diagrams (continued)




Figure 2. Enable Timing ($R_L = 100\Omega$, $C_L = 100pF$)

Functional Diagrams




Figure 3. MAX4940 Simplified Functional Diagram for One Channel

Functional Diagrams (continued)




Figure 4. MAX4940A Simplified Functional Diagram for One Channel

Typical Application Circuits




Figure 5. MAX4940 Quad Pulsing with Always-On Active Return-to-Zero

Typical Application Circuits (continued)




Figure 6. MAX4940A Dual Five-Level Pulsing