#### **General Description**

The MAX5091 high-voltage linear regulator is designed to operate from a +5V to +28V input voltage, and withstands up to 40V transients. The device consumes only 45µA of quiescent current at 100µA output current. The MAX5091 delivers up to 100mA of output current with low 50mV maximum dropout voltage. The MAX5091 provides an active-low open-drain microprocessor RESET output. The reset timeout period is programmable and can be set with an external capacitor. The MAX5091 includes an uncommitted comparator for input voltage monitoring/powerfail indication. The device is available with a fixed +5V (MAX5091A) or +3.3V (MAX5091B) output. The MAX5091 is short-circuit protected and includes thermal shutdown.

The MAX5091 operates over the -40°C to +125°C automotive temperature range and is available in 8-pin, thermally enhanced TDFN-EP and SO-EP packages.

### **Applications**

- Industrial
- Telecom/Networking
- Home Security/Safety

#### **Features**


- +5V to +28V Wide Operating Input Voltage Range
- Withstands 40V Input Voltage Transients
- Guaranteed 100mA Output Current
- 45μA Typical Quiescent Current at 100μA Output Current
- Preset +5V (MAX5091A) or +3.3V (MAX5091B)
  Output Voltage
- Stable with Only 10µF Output Capacitance
- RESET Output with Adjustable Timeout Period
- Uncommitted Comparator for Voltage Monitoring/ Power-Fail Indication
- Output Overload and Short-Circuit Protection
- Thermal Shutdown
- Available in 8-Pin TDFN (1.95W at T<sub>A</sub> = +70°C) and 8-Pin SO (1.5W at T<sub>A</sub> = +70°C)
- Operates Over -40°C to +125°C Automotive Temperature Range

## **Ordering Information**


PART	TEMP RANGE	PRESET V <sub>OUT</sub> (V)	PIN-PACKAGE	TOP MARK
MAX5091AATA+T	-40°C to +125°C	5	8 TDFN-EP*	+APB
MAX5091AASA+	-40°C to +125°C	5	8 SO-EP*	_
MAX5091BATA+T	-40°C to +125°C	3.3	8 TDFN-EP*	+APC
MAX5091BASA+	-40°C to +125°C	3.3	8 SO-EP*	_

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

## **Typical Application Circuit**



# **Pin Configurations**





<sup>\*</sup>EP = Exposed pad.

T = Tape and reel.

## **Absolute Maximum Ratings**

V <sub>S</sub> to GND	0.3V to +28V
	0.3V to +40V
V <sub>OUT</sub> to GND	0.3V to +20V
V <sub>S</sub> to OUT	0.3V to +28V
RES, SO to GND	0.3V to +20V
RES, SO Output Sink Current	5mA
V <sub>OUT</sub> Short Circuit (V <sub>S</sub> ≤ 16V)	Continuous
•	0.3V to +12V
CT to GND	0.3V to the lower of V <sub>OUT</sub> or +12V

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
SO-EP (derate 19.2mW/°C above +70°C)	1538mW*
Thermal Resistance (θ <sub>JA</sub> )	52°C/W
Thermal Resistance (θ <sub>JC</sub> )	6°C/W
TDFN-EP (derate 24.4mW/°C above +70°C).	1951mW**
Thermal Resistance (θ <sub>JA</sub> )	41°C/W
Thermal Resistance (θ <sub>JC</sub> )	8.3°C/W
Operating Junction Temperature Range	40°C to +125°C
Maximum Junction Temperature	+150°C
Storage Temperature Range	60°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Electrical Characteristics (MAX5091A)**

 $(V_S = +14V, V_{OUT} = 5V, EN unconnected, T_A = T_J = -40^{\circ}C$  to  $+125^{\circ}C, C_{IN} = 10\mu F, C_{OUT} = 10\mu F, unless otherwise noted. Typical specifications are at <math>T_A = +25^{\circ}C$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
		T <sub>A</sub> = +25°C, I <sub>OU</sub>	$T_A = +25$ °C, $I_{OUT} = 1$ mA		5	5.05	· V	
Output Voltage		$5.6V \le V_S \le 28V$ (Note 2)	$5.6V \le V_S \le 28V$ , $I_{OUT} = 1$ mA to 50mA (Note 2)		5	5.10		
Output Voltage	V <sub>О</sub>	$5.6V \le V_S \le 40V$ 30mA (Note 2)	$5.6V \le V_S \le 40V$ , $t \le 1s$ , $I_{OUT} = 1mA$ to $30mA$ (Note 2)		5	5.1		
		V <sub>S</sub> = +8V, I <sub>OUT</sub>	= 1mA to 100mA	4.9	5	5.1		
			I <sub>OUT</sub> = 10mA		0.1	0.25		
Dropout Voltage	V <sub>DP</sub>	V <sub>S</sub> = +4.75V	I <sub>OUT</sub> = 50mA		0.2	0.4	V	
			I <sub>OUT</sub> = 100mA		0.3	0.5		
V <sub>S</sub> to V <sub>OUT</sub> Difference in Undervoltage	V <sub>IO</sub>	V <sub>S</sub> = +4V, I <sub>OUT</sub> = 35mA				0.4	V	
Line Regulation	V <sub>OL</sub>	+5.5V ≤ V <sub>S</sub> ≤ +28V, I <sub>OUT</sub> = 1mA			0.6	5	mV	
Load Regulation	V <sub>OLO</sub>	1mA ≤ I <sub>OUT</sub> ≤ 100mA			17	50	mV	
Current Limit	I <sub>LIM</sub>			160	260	400	mA	
		I <sub>OUT</sub> = 100μA			46	100		
Quiescent Current	IQ	I <sub>OUT</sub> = 300μA			45	100	μA	
		I <sub>OUT</sub> = 100mA			4.5	10	mA	
Shutdown Supply Current	I <sub>SHDN</sub>	V <sub>EN</sub> ≤ +0.4V			17	30	μA	
Thermal-Shutdown Temperature	T <sub>J(SHDN)</sub>	Temperature rising			+165		°C	
Thermal-Shutdown Hysteresis	ΔT <sub>J(SHDN)</sub>				20		°C	

<sup>\*</sup>As per JEDEC51 Standard (single-layer board).

<sup>\*\*</sup>As per JEDEC51 Standard (multilayer board).

## **Electrical Characteristics (MAX5091A) (continued)**

 $(V_S = +14V, V_{OUT} = 5V, EN unconnected, T_A = T_J = -40^{\circ}C \text{ to } +125^{\circ}C, C_{IN} = 10\mu\text{F}, C_{OUT} = 10\mu\text{F}, unless otherwise noted.}$  Typical specifications are at  $T_A = +25^{\circ}C$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
RESET							
Reset Threshold Voltage	V <sub>RT</sub>	V <sub>OUT</sub> falling	85	90	94.5	%V <sub>OUT</sub>	
Reset Threshold Hysteresis	V <sub>RTH</sub>		30	65	100	mV	
Reset Pulse Delay	t <sub>RD</sub>	$C_{CT} = 100 nF, t_R \ge 100 \mu s$	55	110	180	ms	
RES Output Low Voltage	V <sub>RL</sub>	$V_S \ge +1.5V$ , $R_{\overline{RES}} = 10k\Omega$ to $V_{OUT}$			0.4	V	
RES Output High Leakage Current	I <sub>RH</sub>	V <sub>RES</sub> = 5V			1.0	μА	
Delay Comparator Threshold	V <sub>CTTH</sub>	V <sub>CT</sub> rising	1.9	2.1	2.4	V	
Delay Comparator Threshold Hysteresis				100		mV	
SENSE							
Sense Threshold	V <sub>ST</sub>	V <sub>SI</sub> falling	1.10	1.16	1.24	V	
Sense Threshold Hysteresis			50	100	150	mV	
Sense Output Low Voltage	V <sub>SL</sub>	$V_{SI} \le 1.10V$ , $V_S \ge 4V$ , $R_{SO} = 10k\Omega$ to $V_{OUT}$			0.4	V	
Sense Output Leakage Current	I <sub>SH</sub>	V <sub>SO</sub> = 5V, V <sub>SI</sub> ≥ 1.5V			1	μА	
Sense Input Current	I <sub>SI</sub>	V <sub>SI</sub> = 3.3V	-1		+1	μA	
ENABLE							
Enable Voltage	V=	EN = high, regulator on	2.4			V	
Enable Voltage	V <sub>EN</sub>	EN = low, regulator off			0.4	V	
Enable Internal Pullup Current	I <sub>EN</sub>	EN is internally pulled up to 3.6V (max)			3	μA	

## **Electrical Characteristics (MAX5091B)**

 $(V_S = +14V, V_{OUT} = 3.3V, EN unconnected, T_A = T_J = -40^{\circ}C \text{ to } +125^{\circ}C, C_{IN} = 10\mu\text{F}, C_{OUT} = 10\mu\text{F}, unless otherwise noted. Typical specifications are at } T_A = +25^{\circ}C.)$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
		T <sub>A</sub> = +25°C, I <sub>OUT</sub> = 1mA	3.267	3.3	3.333		
		5V ≤ V <sub>S</sub> ≤ 28V, I <sub>OUT</sub> = 1mA to 50mA (Note 2)	3.234	3.3	3.366		
Output Voltage	V <sub>OUT</sub>	$5V \le V_S \le 40V$ , $t \le 1s$ , $I_{OUT} = 1mA$ to $30mA$ (Note 2)	3.234	3.3	3.366	V	
		V <sub>S</sub> = +8V, I <sub>OUT</sub> = 1mA to 100mA	3.234	3.3	3.366		
V <sub>S</sub> to V <sub>OUT</sub> Difference in Undervoltage	V <sub>IO</sub>	V <sub>S</sub> = 3.5V, I <sub>OUT</sub> = 35mA		0.2	0.4	V	
Line Regulation	$V_{OL}$	5V ≤ V <sub>S</sub> ≤ 28V, I <sub>OUT</sub> = 1mA		0.6	5	mV	
Load Regulation	V <sub>OLO</sub>	1mA ≤ I <sub>OUT</sub> ≤ 100mA		11	40	mV	
Current Limit	I <sub>LIM</sub>		160	260	400	mA	
		I <sub>OUT</sub> = 100μA		45	100		
Quiescent Current	IQ	I <sub>OUT</sub> = 300μA		45	100	μA	
		I <sub>OUT</sub> = 100mA		4.4	10	mA	
Shutdown Supply Current	I <sub>SHDN</sub>	V <sub>EN</sub> ≤ 0.4V		17	30	μA	
Thermal-Shutdown Temperature	T <sub>J(SHDN)</sub>	Temperature rising		+165		°C	
Thermal-Shutdown Hysteresis	$\Delta T_{J(SHDN)}$			20		°C	
RESET CIRCUIT							
Reset Threshold Voltage	V <sub>RT</sub>	V <sub>OUT</sub> falling	85	90	94.5	%V <sub>OUT</sub>	
Reset Threshold Hysteresis	V <sub>RTH</sub>		20	45	80	mV	
Reset Pulse Delay	t <sub>RD</sub>	$C_{CT} = 100nF, t_R \ge 100\mu s$	55	105	180	ms	
RES Output Low Voltage	V <sub>RL</sub>	$V_S \ge 1.5V$ , $R_{\overline{RES}} = 4k\Omega$ to $V_{OUT}$			0.4	V	
RES Output High Leakage Current	I <sub>RH</sub>	V <sub>RES</sub> = 3.3V			1.0	μA	
Delay Comparator Threshold	V <sub>CTTH</sub>	V <sub>CT</sub> rising	1.9	2.1	2.4	V	
Delay Comparator Threshold Hysteresis				100		mV	

### **Electrical Characteristics (MAX5091B) (continued)**

 $(V_S = +14V, V_{OUT} = 3.3V, EN unconnected, T_A = T_J = -40^{\circ}C \text{ to } +125^{\circ}C, C_{IN} = 10\mu\text{F}, C_{OUT} = 10\mu\text{F}, unless otherwise noted. Typical$ specifications are at  $T_A = +25$ °C.) (Note 1)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
SENSE							
Sense Threshold	V <sub>ST</sub>	V <sub>SI</sub> falling	1.09	1.15	1.23	V	
Sense Threshold Hysteresis			50	100	150	mV	
Sense Output-Low Voltage	utput-Low Voltage $V_{SL}$ $V_{SI} \le 1.09V$ , $V_S \ge 4V$ , $R_{SO} = 10k\Omega$ to $V_{OUT}$				0.4	V	
Sense Output Leakage Current I <sub>SH</sub> V <sub>SO</sub> = 3.3V, V <sub>SI</sub> ≥ 1.5V				1	μA		
Sense Input Current I <sub>SI</sub> V <sub>SI</sub> = 3.3V		-1		+1	μA		
ENABLE	ENABLE						
Enoble Voltage	\/	EN = high, regulator on	2.4			V	
Enable Voltage	V <sub>EN</sub>	EN = low, regulator off	0.		0.4	]	
Enable Internal Pullup Current	I <sub>EN</sub>	EN is internally pulled up to 3.6V (max)		3	μA		


**Note 1:** Limits at  $T_A = -40^{\circ}C$  are guaranteed by design and not production tested.


Note 2: Maximum output current is limited by the power dissipation capability of the package.

## **Typical Operating Characteristics**

(Typical Application Circuit,  $V_S$  = +14V,  $C_{IN}$  = 10 $\mu$ F,  $C_{OUT}$  = 10 $\mu$ F,  $V_{SI}$  = 0V,  $V_{EN}$  = +2.4V,  $V_{OUT}$  = +5V,  $T_A$  = +25°C, unless otherwise noted.)









### **Typical Operating Characteristics (continued)**

(Typical Application Circuit,  $V_S$  = +14V,  $C_{IN}$  = 10 $\mu$ F,  $C_{OUT}$  = 10 $\mu$ F,  $V_{SI}$  = 0V,  $V_{EN}$  = +2.4V,  $V_{OUT}$  = +5V,  $T_A$  = +25°C, unless otherwise noted.)




### **Typical Operating Characteristics (continued)**

(Typical Application Circuit,  $V_S$  = +14V,  $C_{IN}$  = 10 $\mu$ F,  $C_{OUT}$  = 10 $\mu$ F,  $V_{SI}$  = 0V,  $V_{EN}$  = +2.4V,  $V_{OUT}$  = +5V,  $T_A$  = +25°C, unless otherwise noted.)



## **Typical Operating Characteristics (continued)**

(*Typical Application Circuit*,  $V_S$  = +14V,  $C_{IN}$  = 10 $\mu$ F,  $C_{OUT}$  = 10 $\mu$ F,  $V_{SI}$  = 0V,  $V_{EN}$  = +2.4V,  $V_{OUT}$  = +5V,  $T_A$  = +25°C, unless otherwise noted.)



# **Pin Description**

PIN	NAME	FUNCTION
1	Vs	Regulator Input. Operating supply range is from +5V to +28V and withstands 40V transients. Bypass $V_S$ to GND with a 10 $\mu$ F capacitor.
2	SI	Voltage Sense/Power-Fail Comparator Input. SI is the noninverting input of an uncommitted comparator. SO asserts low if V <sub>SI</sub> drops below the reference level, V <sub>ST</sub> .
3	EN	Enable Input. Leave unconnected (or pull EN high) to turn on the regulator. Pull EN low to place the device in shutdown mode. EN is internally pulled up to 3.6V.
4	СТ	Reset Timeout Delay Capacitor Connection. Connect a capacitor from CT to GND to program the reset timeout period/reset pulse delay. During regulation, CT is pulled up to V <sub>OUT</sub> . CT is pulled low during reset, when EN is low, or when in thermal shutdown.
5	GND	Ground. Bypass the input and output capacitors to the GND plane. Solder to large pads or the circuit-board ground plane to maximize thermal dissipation.
6	RES	Active-Low Reset Output. Pull up externally to $V_{OUT}$ . Open-drain $\overline{RES}$ goes low when $V_{OUT}$ is below the reset threshold. Once output voltage is in regulation, $\overline{RES}$ goes high after the programmed reset timeout period is over. $\overline{RES}$ is low when EN is low or in thermal shutdown.
7	so	Voltage Sense/Power-Fail Comparator Output. Pull up externally to $V_{OUT}$ . Open-drain SO asserts low when $V_{SI}$ drops below the reference level, $V_{ST}$ . SO also asserts low when EN is low or in thermal shutdown.
8	V <sub>OUT</sub>	Regulator Output. Fixed at +5V (MAX5091A) or +3.3V (MAX5091B). Bypass with a 10μF ceramic capacitor to GND.
EP	EP	Exposed Paddle. EP is internally connected to GND. Connect EP to GND to provide a low thermal-resistance path from the IC junction to the PC board. Do not use as the only electrical connection to GND.




Figure 1. Functional Diagram

### **Detailed Description**

#### Regulator

The MAX5091 high-voltage, LDO regulator operates from +5V to +28V input voltage. The device withstands up to 40V transients, providing protection against temporary overvoltage conditions like load dump. The MAX5091 incorporates internal feedback resistors for factory-preset voltages of either +5V (MAX5091A) or +3.3V (MAX5091B). The regulator is capable of driving up to 100mA of load current and features a typical current limit of 260mA. The regulator uses a pnp pass element and provides low 0.5V dropout while delivering 100mA load current. The output of the regulator follows closely to the input during turn-on. See the Output Voltage vs. Input Voltage graph in the Typical Operating Characteristics. This makes the usable input voltage range for 3.3V and 5V output down to 3.7V and 5.5V, respectively. The MAX5091 is designed to operate with very low quiescent current during always-on operation when not in dropout. The regulator is stable with a wide variety of capacitors including low-ESR ceramic 10µF (0603 case size). The load-transient response curves depict the stability of the LDO when using different capacitance and ESR ranges. See the Capacitor Selection and Regulator Stability section in the Applications Information.

#### Reset Output (RES)

The MAX5091 integrates a power-on-reset circuit.  $\overline{RES}$  is an open-drain output that requires a pullup resistor to  $V_{OUT}$ . The open-drain MOSFET can sink up to 825 $\mu$ A current while keeping the  $\overline{RES}$  voltage below 0.4V. The internal reset circuit monitors the regulator output voltage and  $\overline{RES}$  asserts an active-low output when the regulator output falls below a reset threshold of typically 0.9 x  $V_{OUT}$ . The  $\overline{RES}$  output remains low when  $V_{OUT}$  is below the reset threshold, and remains low for the duration of the reset timeout period ( $t_{RD}$ ). The reset timeout period is programmable and can be set with an external capacitor connected from CT to ground. The duration of the delay as a function of CT is:

$$t_{RD} = \frac{C_{CT} \times V_{CCTH}}{I_{CT}} + \left(35 \times 10^{-6}\right)$$

where  $V_{CCTH} = 2.1V$  and  $I_{CT} = 2 \times 10^{-6} A$ .

The default reset timeout period is  $35\mu s$  when no capacitor is connected from CT to ground.

#### SI/SO Comparator

The MAX5091 includes an uncommitted comparator for monitoring the input voltage or for detecting power-fail conditions. The input SI is the noninverting input of the comparator. The open-drain output SO asserts low when voltage at the input SI drops below the threshold voltage, V<sub>ST</sub> (see Figure 1). The sense comparator typically has a hysteresis of 100mV. Use the following equation to calculate the resistor-divider for programming the trip voltage (V<sub>TRIP</sub>) during power-fail. See the *Typical Application Circuit*.

$$V_{TRIP} = \frac{\left(V_{ST} \times R_{H}\right)}{R_{I}} + V_{ST}$$

where  $V_{ST}$  = 1.16V (typ). Choose  $R_L$  between  $100k\Omega$  to  $300k\Omega$ .

#### **Enable Input**

The enable (EN) is a TTL-compatible logic input. Logic low at EN turns off the regulator and reduces the current consumption to 17 $\mu$ A (typ). It is internally pulled up to a logic-high voltage (3.6V max) by an internal resistor. Thus, the MAX5091 is enabled by default when V<sub>S</sub> is applied and EN is left unconnected. The regulator, reset supervisor circuit, and the sense comparator can be manually shut down by pulling EN low. For shutdown operation, the pulldown network must be capable of sinking 3 $\mu$ A max, since the internal pullup resistor sets the maximum pullup current at 3 $\mu$ A. The external pulldown device should not leak more than 1 $\mu$ A current when it is in the off-state.

#### **Current Limit**

The MAX5091 features a current limiter that monitors the output current and controls the pass transistor's gate voltage, limiting the output current to typically 260mA. The output can be continuously shorted to ground without damaging the device at  $V_S \leq 16V$ . Note that the output short-circuit current may increase the power dissipation significantly and raise the junction temperature to its thermal-shutdown threshold. In such a case, the MAX5091 is temporarily turned off.

#### **Thermal Shutdown**

When the junction temperature exceeds  $T_J$  = +165°C (typ), an internal thermal sensor signals the shutdown logic to turn off the pass transistor and allow the IC to cool. The thermal sensor turns the pass transistor on again after the IC's junction temperature cools by +20°C (typ), resulting in a cycled output during continuous thermal-overload conditions. Thermal shutdown protects the MAX5091 in the event of fault conditions. For continuous operation, do not exceed the absolute maximum junction temperature of  $T_J$  = +150°C.

### **Applications Information**

#### **Available Output Current Calculation**

The MAX5091 high-voltage regulator provides up to 100mA of output current. The input voltage extends to +28V. Package power dissipation limits the amount of output current available for a given input/output voltage and ambient temperature. Figure 2 depicts the maximum power dissipation curve for the 8-pin SO-EP package. The graph assumes that the exposed metal back of the MAX5091 package is soldered to copper on a single layer PCB according to the JEDEC51 standard.

Use Figure 2 to determine the allowable package dissipation for a given ambient temperature. Alternately, use the following formula to calculate the allowable package dissipation:

$$P_D = \begin{cases} 1.538W \text{ for } T_A \leq +70^{\circ}C \\ 1.538 - 0.01923 \left(T_A - 70^{\circ}C\right) \text{ For } +70^{\circ}C < T_A \leq +125^{\circ}C \end{cases}$$




Figure 2. 8-Pin SO-EP Maximum Power Dissipation vs. Temperature

After determining the allowable package dissipation, calculate the maximum output current using the following formula:

$$I_{OUT(MAX)} \cong \frac{P_D}{V_S - V_{OUT}}$$

The above equations do not include the power dissipation from self-heating due to the IC ground current.

The junction-to-ambient thermal impedance depends on the area of the copper plane, its thickness, and the number of copper layers on PCB. For the higher power dissipation requirement, use multiple-layered PCBs with 2oz copper and a large copper area.


#### **Capacitor Selection and Regulator Stability**

For stable operation over the full temperature range and with load currents up to 100mA, use a  $10\mu\text{F}$  output capacitor with a low ESR. Table 1 shows a list of recommended output capacitor ESR for various load conditions.

Table 1. Recommended Output Capacitor ESR

RECOMMENDED COUT ESR						
I <sub>OUT</sub> V <sub>OUT</sub> = 3.3V V <sub>OUT</sub> = 5.0V						
I <sub>OUT</sub> ≤ 10mA	C <sub>ESR</sub> < 0.66Ω	C <sub>ESR</sub> < 1Ω				
I <sub>OUT</sub> ≤ 50mA	C <sub>ESR</sub> < 0.132Ω	C <sub>ESR</sub> < 0.2Ω				
I <sub>OUT</sub> ≤ 100mA	C <sub>ESR</sub> < 66mΩ	C <sub>ESR</sub> < 0.1Ω				

## **Pin Configurations (continued)**



### **Chip Information**

PROCESS: BiCMOS

### **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
8 TDFN-EP	T833+2	<u>21-0137</u>	<u>90-0059</u>
8 SO-EP	S8E+14	<u>21-0111</u>	<u>90-0151</u>