



General Description

The MAX8664 dual-output PWM controller is a low-cost, high-performance solution for systems requiring dual power supplies. It provides two individual outputs that operate 180° out-of-phase to minimize input current ripple, and therefore, capacitance requirements. Built-in drivers are capable of driving external MOSFETs to deliver up to 25A output current from each channel. The MAX8664 operates from a 4.5V to 28V input voltage source and generates output voltages from 0.6V up to 90% of the input voltage on each channel. Total output regulation error is less than $\pm 0.8\%$ over load, line, and temperature.

The MAX8664 operates with a constant switching frequency adjustable from 100kHz to 1MHz. Built-in boost diodes reduce external component count. Digital soft-start eliminates input inrush current during startup. The second output has an optional external REFIN2, facilitating tracking supply applications. Each output is capable of sourcing and sinking current, making the device a great solution for DDR applications.

The MAX8664 employs Maxim's proprietary peak voltage-mode control architecture that provides superior transient response during either load or line transients. This architecture is easily stabilized using two resistors and one capacitor for any type of output capacitors. Fast transient response requires less output capacitance, consequently reducing total system cost. The MAX8664B latches off both controllers during a fault condition, while the MAX8664A allows one controller to continue to function when there is a fault in the other controller.

Applications

Desktop and Notebook PCs

Graphic Cards

ASIC/CPU/DSP Power Supplies

Set-Top Box Power Supply

Printer Power Supply

Network Power Supply

POL Power Supply

Pin Configuration appears at end of data sheet.

Features

- ♦ ±0.8% Output Accuracy Over Load and Line
- ♦ Operates from a Single 4.5V to 28V Supply
- ♦ Simple Compensation for Any Type of Output Capacitor
- ♦ Internal 6.5V Regulator for Gate Drive
- ♦ Integrated Boost Diodes
- ◆ Adjustable Output from 0.6V to 0.9 x V_{IN}
- ♦ Digital Soft-Start Reduces Inrush Current
- ♦ 100kHz to 1MHz Adjustable Switching
- ♦ 180° Out-of-Phase Operation Reduces Input Ripple Current
- ♦ Overcurrent and Overvoltage Protection
- ♦ External Reference Input for Second Controller
- ♦ Prebiased Startup Operation


Ordering Information

| PART | PIN- PACKAGE | PKG CODE | FAULT ACTION | |
|--------------|-----------------|-------------|-----------------|--|
| MAX8664AEEP+ | 20 QSOP | E20-1 | Independent | |
| MAX8664BEEP+ | 20 QSOP | E20-1 | Joint | |

Note: This device operates over the -40°C to +85°C operating temperature range.

+Denotes lead-free package.

Typical Operating Circuit



ABSOLUTE MAXIMUM RATINGS

| 0.3V to +30V |
|---|
| 0.3 to +8V |
| 0.3V to +30V |
| ND0.3V to +6V |
| 2V to +8V |
| 0.3V to +0.6V |
| 0.3V to (V _{VL} + 0.3V) |
| 0.3V to $(V_{BST} + 0.3V)$ |
| 0.3V to 38V |
| 0.3V to +8V |
| 1V (-2.5V for < 50ns transient) to +30V |
| 0.3V to (V _{BST} + 0.3V) |
| |

| ILIM_ to GND | 0.3V to $(V_{IN} + 0.3V)$ |
|--|----------------------------|
| ILIM_ to LX | 0.6V to +30V |
| OSC/EN12, REFIN2 to GND | 0.3V to $(V_{VCC} + 0.3V)$ |
| VL Continuous Current | 125mARMS |
| VCC Continuous Current | 10mARMS |
| Continuous Power Dissipation (T _A = | +70°C) (Note 1) |
| 20-Pin QSOP (derate 11.0mW/°C | above +70°C)884mW |
| Operating Temperature Range | 40°C to +85°C |
| Junction Temperature | +150°C |
| Storage Temperature Range | |
| Lead Temperature (soldering, 10s) | +300°C |
| | |

Note 1: Package mounted on a multilayer PCB.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{IN} = 12V, R_{OSC/EN12} \text{ to GND} = 56.1k\Omega$, REFIN2 = V_{CC} , $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}\text{C}$.) (Note 2)

| PARAMETER | CONDITIONS | | | MIN | TYP | MAX | UNITS |
|--|--|---|---|-------------------|------------------------|------------------------|-------|
| SUPPLY VOLTAGES | | | | | | | |
| IN Supply Voltage | | | | 7.2 | | 28.0 | V |
| in Supply Voltage | IN = VL = VCC | | | 4.5 | | 5.5 | V |
| VL Output Voltage | $7.2V < V_{IN} < 28V$ | /, 0 < I _{VL} < 0 | 60mA | 6.10 | 6.6 | 6.75 | V |
| V _{CC} Output Voltage | $7.2V < V_{IN} < 28V$ | /, 0 < I _{CC} < | 5mA | 4.5 | 5.0 | 5.5 | V |
| V _{CC} Undervoltage Lockout | Rising | | | 3.4 | 3.5 | 3.6 | V |
| (UVLO) | Hysteresis | | | | 350 | | mV |
| Standby Supply Current | OSC/EN12 not | V _{IN} = 12V, I _{IN} | | | 0.095 | 0.2 | _ |
| Standby Supply Current | connected | ACC = AIV | $V = V_{VL} = 5V$, $I_{IN} + I_{VL} + I_{VCC}$ | | 0.08 | 0.2 | mA |
| Operating Supply Current | No switching, | 97 | | | 1.4 | 2.5 | mA |
| Operating Supply Current | $V_{FB} = 0.65V$ | | | | 1.1 | 1.8 | IIIA |
| REGULATOR SPECIFICATIONS | | | | | | | |
| Deference Accuracy | $T_A = 0^{\circ}C \text{ to } +85^{\circ}$ | °C | | 0.5955 | 0.600 | 0.6045 | , |
| Reference Accuracy | $T_A = -40^{\circ}C \text{ to } +8$ | 5°C | | 0.5930 0.600 0.60 | 0.6070 |] v | |
| | M M m | $T_{A} = 0^{\circ}C \text{ to } +85^{\circ}C$ $T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ | | 0.5952 | 0.600 | 0.6048 | V |
| FB_ Regulation Accuracy | VREFIN2 = VVCC | | | 0.5925 | 0.600 | 0.6075 | |
| | V _{REFIN2} = 1.000 | V | • | 0.995 | 1.000 | 1.005 | |
| REFIN2 to Internal Reference Switchover Threshold | Not to be switched | Not to be switched during operation | | | V _{VCC} - 0.7 | V _{VCC} - 0.3 | V |
| REFIN2 Maximum Program Voltage | | | 1.3 | | V | | |
| REFIN2 Disable Threshold | | | | | 50 | | mV |
| FB Input Bias Current | V _{FB} = 0.5V | | | | 3 | | nA |
| REFIN2 Bias Current | V _{REFIN2} = 0.65V | | | | 3 | | nA |
| FB Propagation Delay | FB rising to DH fa | alling | | | 90 | | ns |

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN}=12V,\,R_{OSC/EN12}$ to GND = $56.1k\Omega$, REFIN2 = $V_{CC},\,T_A=-40^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted. Typical values are at $T_A=+25^{\circ}C$.) (Note 2)


| PARAMETER | CONDITIONS | | | TYP | MAX | UNITS | |
|--|---|----------------------------------|--------|-------|-------|----------|--|
| PROTECTION FEATURES | <u>'</u> | | | | | • | |
| 0 | V _{FB1} rising | | | 0.75 | | | |
| Overvoltage Protection (OVP) Threshold | \/ vising \/ < 1.0\/ | | REFIN2 | | | V | |
| THESHOLD | V _{FB2} rising, V _{REFIN2} ≤ 1.3V | | + 0.15 | | | | |
| | VREFIN2 = VVCC, VFB_ rising | , MAX8664B | 0.500 | 0.500 | 0.550 | V | |
| Power-Good (PWRGD) Threshold | V _{FB1} rising, MAX8664A | | | 0.525 | 0.550 | V | |
| | Hysteresis | | | 5 | | % | |
| High-Side Current-Sense Program | $T_A = +85^{\circ}C$ | | | 60 | | | |
| Current (Note 3) | $T_A = +25^{\circ}C$ | | 44 | 50 | 60 | μΑ | |
| II IM Lookogo | T _A = +25°C | | | 0.1 | 1.0 | | |
| ILIM Leakage | $T_A = +85^{\circ}C$ | | | 0.1 | | μA | |
| High-Side Current-Sense | | | 0.05 | | 0.40 | V | |
| Overcurrent Trip Adjustment Range | | | 0.05 | | 0.40 | V | |
| Internal Soft-Start Time | $Rosc/EN12 = 56.1k\Omega$, 400kH | l z | | 2.5 | | ms | |
| REFIN2 Internal Pulldown Resistance | Engaged momentarily at sta | artup | | 10 | 20 | Ω | |
| Thermal-Shutdown Threshold | Junction temperature | | | +160 | | °C | |
| DRIVER SPECIFICATIONS | | | | | | | |
| | Sourcing current, | $V_{VL} = 6.5V$ | | 1.35 | 2.1 | Ω | |
| DH_ Driver Resistance | $I_{DH} = -50 \text{mA}$ | $V_{IN} = V_{VL} = V_{VCC} = 5V$ | | 1.55 | | | |
| DH_ Driver nesistance | Sinking current, I _{DH} = 50mA | $V_{VL} = 6.5V$ | | 0.9 | 1.4 | | |
| | | $V_{IN} = V_{VL} = V_{VCC} = 5V$ | | 1.0 | | | |
| | Sourcing current, | $V_{VL} = 6.5V$ | | 1.3 | 2 | | |
| DL_ Driver Resistance | $I_{DL} = -50 \text{mA}$ | $V_{IN} = V_{VL} = V_{VCC} = 5V$ | | 1.5 | |] | |
| DL_ Driver nesistance | Sinking current, | $V_{VL} = 6.5V$ | | 0.6 | 1.1 | Ω | |
| | $I_{DL} = 50 \text{mA}$ | $V_{IN} = V_{VL} = V_{VCC} = 5V$ | | 0.7 | | | |
| Dead Time for Low-Side to | DL_ falling to DH_ rising | $V_{VL} = 6.5V$ | 13 | 25 | 43 | ns | |
| High-Side Transition | DL_ falling to Dr I_ fishing | $V_{VL} = 5V$ | | 28 | | 115 | |
| DH_ Minimum On-Time | | | 70 | 108 | 149 | ns | |
| BST Current | $V_{BST} - V_{LX} = 7V, V_{LX} = 28V,$ | $V_{FB} = 0.55V$ | | 1.25 | 2.3 | mA | |
| B31 Current | OSC/EN12 not connected | | | 0.001 | | μΑ | |
| Internal Boost Switch Resistance | | | | 6 | | Ω | |
| PWM CLOCK OSCILLATOR | | | | | | | |
| PWM Clock-Frequency Accuracy | | | -15 | | +15 | % | |
| PWM Clock-Frequency Adjustment Range | R _{OSC/EN12} = 226k Ω to 22.6k Ω | | | | 1000 | kHz | |
| OSC/EN12 Disable Current | | | | 1.5 | 2.5 | μΑ | |
| | 1 | | | | | <u> </u> | |

Note 2: Specifications at -40°C are guaranteed by design and not production tested.

Note 3: This current linearly compensates for the MOSFET temperature coefficient.


Typical Operating Characteristics


(Circuit of Figure 2, 600kHz, V_{IN} = 12V, V_{OUT1} = 2.5V, V_{OUT2} = 1.8V, T_A = +25°C, unless otherwise noted.)





Typical Operating Characteristics (continued)


(Circuit of Figure 2, 600kHz, V_{IN} = 12V, V_{OUT1} = 2.5V, V_{OUT2} = 1.8V, T_A = +25°C, unless otherwise noted.)

















Pin Description

| PIN | NAME | FUNCTION | | | |
|-----|----------|--|--|--|--|
| 1 | DH1 | High-Side MOSFET Driver Output for Controller 1. Connect DH1 to the gate of the high-side MOSFET. DH1 is low in shutdown and UVLO. | | | |
| 2 | LX1 | External Inductor Connection for Controller 1. Connect LX1 to the switching node of the MOSFETs and inductor. Make sure LX1 is close to the source of the high-side MOSFET(s) to form a Kelvin connection for high-side current sensing. LX1 is high impedance during monotonic startup and shutdown. | | | |
| 3 | BST1 | Boost Capacitor Connection for the High-Side MOSFET Driver for Controller 1. Connect a 0.22µF ceramic capacitor from BST1 to LX1. | | | |
| 4 | DL1 | Low-Side MOSFET Driver Output for Controller 1. Connect DL1 to the gate of the low-side MOSFET(s) for controller 1. DL1 is low in shutdown and UVLO. | | | |
| 5 | VL | Low-Side Gate Drive Supply and Output of the 6.5V Linear Regulator. Connect a 4.7µF ceramic capacitor from VL to PGND. When using a 4.5V to 5.5V supply, connect VL to IN. VL is the input to the V _{CC} supply. Do not load VL when IC is disabled. | | | |
| 6 | PGND | Power Ground. Connect to the power ground plane. Connect power and analog grounds at a single point near the output capacitor's ground. | | | |
| 7 | DL2 | Low-Side MOSFET Driver Output for Controller 2. Connect DL2 to the gate of the low-side MOSFET(s) for controller 2. DL2 is low in shutdown and UVLO. | | | |
| 8 | BST2 | Boost Capacitor Connection for the High-Side MOSFET Driver for Controller 2. Connect a 0.22µF ceramic capacitor from BST2 to LX2. | | | |
| 9 | LX2 | External Inductor Connection for Controller 2. Connect LX2 to the switching node of the MOSFETs and inductor. Make sure LX2 is close to the source of the high-side MOSFET(s) to form a Kelvin connection for high-side current sensing. LX2 is high impedance during monotonic startup and shutdown. | | | |
| 10 | DH2 | High-Side MOSFET Driver Output for Controller 2. Connect DH2 to the gate of the high-side MOSFET(s) for controller 2. DH2 is low in shutdown and UVLO. | | | |
| 11 | ILIM2 | Current-Limit Set for Controller 2. Connect a resistor from the drain of the high-side MOSFET(s) to ILIM2. See the Setting the Overcurrent Threshold section. | | | |
| 12 | FB2 | Feedback Input for Controller 2. Connect FB2 to the center of a resistor-divider connected between the output of controller 2 and GND to set the desired output voltage. V _{FB2} regulates to V _{REFIN2} or the internal 0.6V reference. To use the internal reference, connect REFIN2 to V _{CC} . | | | |
| 13 | REFIN2 | External Reference Input for Controller 2. To use the internal 0.6V reference, connect REFIN2 to V_{CC} . To use an external reference, connect REFIN2 through a resistor (> $1k\Omega$) to a reference voltage between 0V and 1.3V. An RC lowpass filter is recommended when using an external reference and soft-start is not provided by the external reference. For tracking applications, connect REFIN2 to the center of a resistor voltage-divider between the output of controller 1 and GND (see Figure 3). Connect REFIN2 to GND to disable controller 2. | | | |
| 14 | OSC/EN12 | Switching Frequency Set Input. Connect a $22.6k\Omega$ to $226k\Omega$ resistor from OSC/EN12 to GND to set the switching frequency between 1000kHz and 100kHz. Connect a switch in series with this resistor for enable/shutdown control. When the switch is open, the IC enters low-power shutdown mode. In shutdown, OSC/EN12 is internally driven to approximately 800mV. | | | |
| 15 | IN | Internal 6.5V Linear Regulator Input. Connect IN to a 7.2V to 28V supply, and connect a 0.47µF or larger ceramic capacitor from IN to PGND. When using a 4.5V to 5.5V supply, connect IN to VL. | | | |
| 16 | GND | Analog Ground. Connect to the analog ground plane. Connect the analog and power ground planes at a single point near the output capacitor's ground. | | | |



Pin Description (continued)

| PIN | NAME | FUNCTION |
|-----|-----------------|---|
| 17 | V _{CC} | Internal Analog Supply. V_{CC} regulates to 1.5V below V_{VL} . Connect a 1 μ F ceramic capacitor from V_{CC} to GND. When using a 4.5V to 5.5V supply, connect a 10 Ω resistor from V_{CC} to IN. V_{CC} is used to power the IC's internal circuitry. |
| 18 | PWRGD | Open-Drain Power-Good Output. PWRGD is high impedance when controllers 1 and 2 (using the internal reference) are in regulation. PWRGD is low if the outputs are out of regulation, if there is a fault condition, or if the IC is shut down. PWRGD does not reflect the status of output 2 in the MAX8664A or when REFIN2 is connected to an external reference in the MAX8664B. |
| 19 | FB1 | Feedback Input for Controller 1. Connect FB1 to the center of a resistor-divider connected between the output of controller 1 and GND to set the desired output voltage. V _{FB1} regulates to 0.6V. |
| 20 | ILIM1 | Current-Limit Set for Controller 1. Connect a resistor from the drain of the high-side MOSFET(s) to ILIM1. See the Setting the Overcurrent Threshold section. |




Figure 1. Functional Diagram

Detailed Description

The MAX8664 dual-output PWM controller is a low-cost solution for dual power-supply systems. It provides two individual outputs that operate 180° out-of-phase to minimize input capacitance requirements. Built-in drivers are capable of driving external MOSFETs to deliver up to 25A of current from each output. The MAX8664 operates from a 4.5V to a 5.5V or a 7.2V to 28V input and generates output voltages from 0.6V up to 90% of the input voltage on each channel. Total output error is less than ±0.8% over load, line, and temperature.

The MAX8664 operates with a constant switching frequency adjustable from 100kHz to 1MHz. Built-in boost diodes reduce external component count. Digital soft-start eliminates input inrush current during startup. The second output has an optional REFIN2 input that takes an external reference voltage, facilitating tracking supply applications. Each output is capable of sourcing and sinking current. Internal 6.5V and 5V linear regulators provide power for gate drive and internal IC functions. The MAX8664 has built-in protection against output overvoltage, overcurrent, and thermal faults. The MAX8664B latches off both controllers during a fault condition, while the MAX8664A allows one controller to continue to function when there is a fault in the other controller.

The MAX8664 employs Maxim's proprietary peak-voltage mode control architecture that provides superior transient response during either load or line transients. This architecture is easily stabilized using two resistors and one capacitor for any type of output capacitors. Fast transient response requires less output capacitance, consequently reducing total system cost.

DC-DC Controller Architecture

The peak-voltage mode PWM control scheme ensures stable operation, simple compensation for any output capacitor, and fast transient response. An on-chip integrator removes any DC error due to the ripple voltage. This control scheme is simple: when the output voltage falls below the regulation threshold, the error comparator begins a switching cycle by turning on the high-side switch at the rising edge of the following clock cycle. This switch remains on until the minimum on-time expires and the output voltage is in regulation or the current-limit threshold is exceeded. At this point, the low-side synchronous rectifier turns on and remains on until the rising edge of the first clock cycle after the output voltage falls below the regulation threshold.

Internal Linear Regulators

The internal VL low-dropout linear regulator of the MAX8664A and MAX8664B provides the 6.5V supply used for the gate drive. Connect a 4.7 μ F ceramic capacitor from VL to PGND. When using a 4.5V to 5.5V input supply, connect VL directly to IN.

The 5V supply used to power IC functions (V_{CC}) is generated by an internal 1.5V shunt regulator from VL. Connect a 2.2 μ F ceramic capacitor from V_{CC} to GND. When using a 4.5V to 5.5V input supply, connect V_{CC} to IN through a 10 Ω resistor.

High-Side Gate-Drive Supply (BST_)

The gate-drive voltage for the high-side MOSFETs is generated using a flying capacitor boost circuit. The capacitor between BST_ and LX_ is charged to the VL voltage through the integrated BST_ diode during the low-side MOSFET on-time. When the low-side MOSFET is switched off, the BST_ voltage is shifted above the LX_ voltage to provide the necessary turn-on voltage (Vgs) for the high-side MOSFET. The controller closes a switch between BST_ and DH_ to turn the high-side MOSFET on.

Voltage Reference

An internal 0.6V reference sets the feedback regulation voltage. Controller 1 always uses the internal reference. An external reference input is provided for controller 2. To use the external reference, connect a 0 to 1.3V supply to REFIN2. This facilitates tracking applications. To use the internal 0.6V reference for controller 2, connect REFIN2 to VCC.

Undervoltage Lockout (UVLO)

When the V_{CC} supply voltage drops below the UVLO threshold (3.15V falling typ), the undervoltage lockout (UVLO) circuitry inhibits the switching of both controllers, and forces the DL and DH gate drivers low. When V_{CC} rises above the UVLO threshold (3.5V rising typ), the controllers begin the startup sequence and resume normal operation.

Output Overcurrent Protection

When the MAX8664 detects an overcurrent condition, DH is immediately pulled low. If the overcurrent condition persists for four consecutive cycles, the controller latches off and both DH_ and DL_ are pulled low. During soft-start, when FB_ is less than 300mV, the controller latches off on the first overcurrent condition. The protection circuit detects an overcurrent condition by sensing the drain-source voltage across the high-side MOSFET(s).

The threshold that trips overcurrent protection is set by a resistor connected from ILIM_ to the drain of the high-side MOSFET(s). ILIM_ sinks 50µA (typ) through this resistor. When the drain-source voltage exceeds the voltage drop across this resistor during the high-side MOSFET(s) on-time, an overcurrent fault is triggered. To prevent glitches from falsely tripping the overcurrent protection, connect a filter capacitor (0.01µF typically) in parallel with the overcurrent-setting resistor.

Output Overvoltage Protection (OVP)

During an overvoltage event on one or both of its outputs, the MAX8664 latches off the controller. This occurs when the feedback voltage exceeds its normal regulation voltage by 150mV for 10µs. In this state, the low-side MOSFET(s) are on and the high-side MOSFET(s) are off to discharge the output. To clear the latch, cycle EN or the input power.

Thermal-Overload Protection

Thermal-overload protection limits total power dissipation in the MAX8664. When the junction temperature exceeds +160°C, an internal thermal sensor shuts down the device, pulling DH_ and DL_ low for both controllers. To restart the controller, cycle EN or input power.

Power-Good Output (PWRGD)

PWRGD is an open-drain output that is pulled low when the output voltage rises above the PWRGD upper threshold or falls below the PWRGD falling threshold. PWRGD is held low in shutdown, when Vcc is below the UVLO threshold, during soft-start, and during fault conditions. PWRGD does not reflect the status of controller 2 in the MAX8664A, or when REFIN2 is connected to an external reference with either version. See Table 1 for PWRGD operation of the circuits of Figures 2–5 during fault conditions. For logic-level output voltages, connect an external pullup resistor between PWRGD and the logic power supply. A $100 \text{k}\Omega$ resistor works well in most applications.

Fault-Shutdown Modes

When an overvoltage or overcurrent fault occurs on one controller of the MAX8664A, the second controller continues to operate. With the MAX8664B, a fault in one controller latches off both controllers automatically, and PWRGD is pulled low. See Table 1 for the fault-shutdown modes of the circuits shown in Figures 2–5.

Table 1. Fault Shutdown Modes for Circuits of Figures 2-5

| CIRCUIT | MAX8664A (IN | IDEPENDENT) | MAX8664B (JOINT) | | |
|--|--|---|--|--|--|
| CINCOIT | CONTROLLER 1 FAULT | CONTROLLER 2 FAULT | CONTROLLER 1 FAULT | CONTROLLER 2 FAULT | |
| Figure 2, Figure 5 (Independent) | Controller 2 remains on. PWRGD is pulled low. | Controller 1 remains on. PWRGD remains high. | Controller 2 is shut down. PWRGD is pulled low. | Controller 1 is shut down. PWRGD is pulled low. | |
| Figure 3 (Tracking) | Controller 2 shuts down. PWRGD is pulled low. | Controller 1 remains on. PWRGD remains high. | Controller 2 is shut down. PWRGD is pulled low. | Controller 1 is shut down. PWRGD is pulled low. | |
| Figure 4 (Sequenced) | Controller 2 shuts down. PWRGD is pulled low. | Controller 1 remains on. PWRGD remains high. | Controller 2 is shut down. PWRGD is pulled low. | Controller 1 is shut down. PWRGD is pulled low. | |




Figure 2. Low-Cost, 600kHz Typical Application Circuit

Table 2. Component List for Figure 2

| DESIGNATION | QTY | DESCRIPTION |
|---------------------|-----|---|
| C1, C3, C20, C21 | 4 | 10μF ±20%, 16V X5R ceramic capacitors (1206) |
| C4 | 1 | 1000µF ±20%, 16V electrolytic capacitor (8mm diameter, 20mm height) |
| C5, C12 | 2 | 1500pF, 50V C0G ceramic capacitors (0603) |
| C6-C11 | 6 | 47μF ±20%, 6.3V X5R ceramic capacitors (1206) |
| C13, C15 | 2 | 0.22µF ±10%, 25V X7R ceramic capacitors (0603) |
| C14 | 1 | 4.7µF ±10%, 6.3V X5R ceramic capacitor (0805) |
| C16, C19 | 2 | 0.01µF ±10%, 50V X7R ceramic capacitors (0603) |
| C17 | 1 | 1μF ±20%, 16V X5R ceramic capacitor (0603) |
| C18 | 1 | 1μF ±20%, 6.3V X5R ceramic capacitor (0603) |
| C22, C23 | 2 | 0.1µF ±20%, 16V X7R ceramic capacitors (0603) |

| DESIGNATION | QTY | DESCRIPTION |
|-------------|-----|---|
| C25, C26 | 2 | 680pF, 50V C0G ceramic capacitors (0603) |
| C27 | 1 | 0.47µF ±10%, 16V ceramic capacitor (0603) |
| L1, L2 | 2 | 1μH inductors TOKO FDV0630-1R0M |
| N1-N4 | 4 | n-channel MOSFETs (8-pin SO) International Rectifier IRF7821 |
| N9 | 1 | n-channel MOSFET (SOT23) Central 2N7002 |
| R1 | 1 | 2.74kΩ ±1% resistor (0603) |
| R2 | 1 | 301kΩ ±1% resistor (0603) |
| R3, R6 | 2 | 51.1kΩ ±1% resistors (0603) |
| R4, R7 | 2 | 3.92kΩ ±1% resistors (0603) |
| R5 | 1 | 1.15kΩ ±1% resistor (0603) |
| R8 | 1 | 1.82kΩ ±1% resistor (0603) |
| R9 | 1 | 10kΩ ±5% resistor (0603) |
| R10 | 1 | 39.2kΩ ±1% resistor (0603) |
| R37, R38 | 2 | 3Ω ±5% resistors (0805) |
| U1 | 1 | MAX8664 (20-pin QSOP) |




Figure 3. 500kHz Tracking Circuit for DDR2 Applications

Table 3. Component List for Figure 3

| | | I |
|------------------|-----|---|
| DESIGNATION | QTY | DESCRIPTION |
| C1, C15 | 2 | 0.01µF, 10V X7R ceramic capacitors |
| C2, C3, C16, C17 | 4 | 10μF, 16V X5R ceramic capacitors |
| C4 | 1 | 1000µF/16V aluminum electrolytic capacitor Rubycon 16MBZ1000M |
| C5 | 1 | 1μF, 16V X5R ceramic capacitor |
| C6 | 1 | 1μF, 10V X5R ceramic capacitor |
| C7, C18 | 2 | 0.22µF, 10V X7R ceramic capacitors |
| C8 | 1 | 0.015µF, 10V X7R ceramic capacitor |
| C9, C10 | 2 | 470μF, 2.5V POS capacitors Sanyo 2R5TPD470M6 |
| C11, C22 | 2 | 10μF, 6.3V X5R ceramic capacitors |
| C12 | 1 | 1000pF, 10V X7R ceramic capacitor |
| C13 | 1 | 4.7µF, 10V X5R ceramic capacitor |
| C14, C23 | 2 | 2200pF, 25V X7R capacitors |
| C19 | 1 | 4700pF, 10V X7R capacitor |
| C20, C21 | 2 | 680μF, 2.5V POS capacitors Sanyo 2R5TPD680M6 |
| L1 | 1 | 0.56μH, 4.6mΩ inductor Panasonic ETQP4LR56WFL |

| DESIGNATION | QTY | DESCRIPTION |
|-------------|-----|---|
| L2 | 1 | 0.47μH, 1.2mΩ inductor TOKO FDV0603-R47M |
| N1, N2 | 2 | n-channel MOSFETs IRLR7821 (D-Pak) |
| N3, N4 | 2 | n-channel MOSFETs IRLR3907Z (D-Pak) |
| N5 | 1 | n-channel MOSFET IRF7807Z (8-pin SO) |
| N6 | 1 | n-channel MOSFET IRF7821 (8-pin SO) |
| N7 | 1 | n-channel MOSFET 2N7002 (SOT23) |
| R1 | 1 | 3.16kΩ ±1% resistor (0402 or 0603) |
| R2 | 1 | 24.3kΩ ±1% resistor (0402 or 0603) |
| R3, R13 | 2 | 10kΩ ±1% resistors (0402 or 0603) |
| R4 | 1 | 3.57kΩ ±5% resistor (0402 or 0603) |
| R5 | 1 | 3.0Ω ±5% resistor (0603) |
| R6, R7 | 2 | 1kΩ ±1% resistors (0402 or 0603) |
| R8 | 1 | 2.74kΩ ±1% resistor (0402 or 0603) |
| R9 | 1 | 10kΩ ±5% resistor (0402 or 0603) |
| R10 | 1 | 44.2kΩ ±1% resistor (0402 or 0603) |
| R11 | 1 | 14.7kΩ ±1% resistor (0402 or 0603) |
| R12 | 1 | 2.0Ω ±5% resistor (0402 or 0603) |




Figure 4. 1MHz Application Circuit with All Ceramic Capacitors and Sequenced Outputs

Table 4. Component List for Figure 4

| DESIGNATION | QTY | DESCRIPTION |
|-------------------|-----|------------------------------------|
| C1, C14, C15 | 2 | 0.01µF, 10V X7R ceramic capacitors |
| C2, C16 | 2 | 1μF, 6.3V X5R ceramic capacitors |
| C3, C4, C17, C18 | 4 | 10μF, 6.3V X5R ceramic capacitors |
| C5, C12 | 2 | 1μF, 10V X5R ceramic capacitors |
| C6 | 1 | 4.7μF, 10V X5R ceramic capacitor |
| C7, C19 | 2 | 0.22µF, 10V X7R ceramic capacitors |
| C8, C21 | 2 | 820pF,10V X7R ceramic capacitors |
| C9, C10, C22, C23 | 4 | 47μF, 6.3V X5R ceramic capacitors |
| C11, C24 | 2 | 0.1µF, 10V X7R ceramic capacitors |
| C13, C20 | 2 | 2200pF, 25V X7R ceramic capacitors |

| DESIGNATION | QTY | DESCRIPTION |
|-------------|-----|--|
| L1, L2 | 2 | 0.2μH, 2.4m Ω inductors TOKO FDV0603-R20M |
| N1–N4 | 4 | n-channel MOSFETs IRF7821 (8-pin SO) |
| N5 | 1 | n-channel MOSFET 2N7002 (SOT23) |
| Q1 | 1 | Transistor, bipolar, npn Central CMST3904 |
| R1, R11 | 2 | 3.32 k Ω ±1% resistors (0402 or 0603) |
| R2, R14 | 2 | 17.4kΩ ±1% resistors (0402 or 0603) |
| R3, R15 | 2 | 10 k Ω ±1% resistors (0402 or 0603) |
| R4 | 1 | 3.16kΩ ±1% resistor (0402 or 0603) |
| R5 | 1 | 10.0Ω ±5% resistor (0402 or 0603) |
| R6, R13 | 2 | 2.0Ω ±5% resistors (0603) |
| R7, R8, R10 | 3 | $10k\Omega \pm 5\%$ resistors (0402 or 0603) |
| R9 | 1 | 47kΩ ±5% resistor (0402 or 0603) |
| R12 | 1 | 22.6kΩ ±1% resistor (0402 or 0603) |
| R16 | 1 | 6.34kΩ ±1% resistor (0402 or 0603) |

__ /N/XI/M




Figure 5. 300kHz Circuit with 7.2V to 20V Input

Table 5. Component List for Figure 5

| DESIGNATION | QTY | DESCRIPTION |
|------------------|-----|---|
| C1, C13 | 2 | 0.01µF, 10V X7R ceramic capacitors |
| C2, C3, C14, C15 | 4 | 10µF, 25V X5R ceramic capacitors |
| C5 | 1 | 1μF, 25V X5R ceramic capacitor |
| C6 | 1 | 1μF, 10V X5R ceramic capacitor |
| C7, C16 | 2 | 0.22µF, 10V X7R ceramic capacitors |
| C8, C17 | 2 | 4700pF, 10V X7R ceramic capacitors |
| C9, C18 | 2 | 470μF/2.5V POSCAP capacitors Sanyo 2R5TPD470M6 |
| C10, C19 | 2 | 10μF, 6.3V X5R ceramic capacitors |
| C11, C20 | 2 | 1000pF, 25V X7R ceramic capacitors |
| C12 | 1 | 4.7μF, 10V X5R ceramic capacitor |

| Power-Up | and | Sequen | cing |
|----------|-----|--------|------|
|----------|-----|--------|------|

The MAX8664 features an OSC/EN12 input that is used both for setting the switching frequency and as an enable input for both controllers. A resistor from OSC/EN12 to GND sets the switching frequency, and when OSC/EN12 is high impedance, both controllers enter low-power shutdown mode. This is easily achieved with a transistor between the resistor and GND. Figure 6a shows the startup configuration with independent outputs. With REFIN2 connected to VCC, both controllers use the internal reference.

| DESIGNATION | QTY | DESCRIPTION |
|-------------|-----|--|
| L1, L2 | 2 | 1.43μH, 4.52mΩ inductors Panasonic ETQP3H1E4BFA |
| N1-N4 | 4 | n-channel MOSFETs IRF7821 (8-pin SOs) |
| N5 | 1 | n-channel MOSFET 2N7002 (SOT23) |
| R1 | 1 | 2.87kΩ ±1% resistor (0402 or 0603) |
| R2 | 1 | 40.2kΩ ±1% resistor (0402 or 0603) |
| R3, R11 | 2 | 10kΩ ±1% resistors (0402 or 0603) |
| R4 | 1 | 5.36kΩ ±1% resistor (0402 or 0603) |
| R5, R10 | 2 | 2.0Ω ±5% resistors (1206) |
| R6 | 1 | 2.26kΩ ±1% resistor (0402 or 0603) |
| R7 | 1 | 10kΩ ±5% resistor (0402 or 0603) |
| R8 | 1 | 75kΩ ±1% resistor (0402 or 0603) |
| R9 | 1 | 25.5kΩ ±1% resistor (0402 or 0603) |
| R12 | 1 | 9.53kΩ ±1% resistor (0402 or 0603) |

For tracking applications, connect REFIN2 to the center of a resistive voltage-divider between the output of controller 1 and GND. See Figure 6b. In this application, the output of regulator 2 tracks the output voltage of controller 1. The voltage-divider resistors set the VOUT2/VOUT1 ratio. A typical tracking application is for the VTT supply of DDR memory.

Figure 6c shows one method of sequencing the outputs. Output 1 rises first. When PWRGD goes high, the transistors allow the external reference to drive REFIN2 and output 2 rises. The circuit in Figure 6d functions similarly, except the enable signal is supplied externally instead of being driven by the PWRGD signal.




Figure 6a. Two Independent Output Startup and Shutdown Waveforms




Figure 6b. Ratiometric Tracking Startup and Shutdown Waveforms




Figure 6c. Sequencing Startup and Shutdown Waveforms




Figure 6d. Sequencing Startup and Shutdown Waveforms with System Enable 2 Signal

Design Procedure

Setting the Switching Frequency

Connect a resistor from OSC/EN12 to GND to set the switching frequency between 100kHz and 1000kHz. Calculate the resistor value (R10 in Figures 2–5) as follows:

R10 =
$$\frac{2.24 \times 10^{10} (Hz)}{f_S} (\Omega)$$

Inductor Selection

There are several parameters that must be examined when determining which inductor is to be used. Input voltage, output voltage, load current, switching frequency, and LIR. LIR is the ratio of inductor-current ripple to maximum DC load current (ILOAD(MAX)). A higher LIR value allows for a smaller inductor, but results in higher losses and higher output ripple. A good compromise between size and efficiency is an LIR of 0.3. Once all the parameters are chosen, the inductor value is determined as follows:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_S \times I_{LOAD(MAX)} \times LIR}$$

where fs is the switching frequency. Choose a standard value inductor close to the calculated value. The exact

inductor value is not critical and can be adjusted to make trade-offs among size, cost, and efficiency. Lower inductor values minimize size and cost, but they also increase the output ripple and reduce the efficiency due to higher peak currents. On the other hand, higher inductor values increase efficiency, but eventually resistive losses due to extra turns of wire exceed the benefit gained from lower AC current levels. This is especially true if the inductance is increased without also increasing the physical size of the inductor. Find a low-loss inductor having the lowest possible DC resistance that fits the allotted dimensions. The chosen inductor's saturation current rating must exceed the peak inductor current determined as:

$$|PEAK = |LOAD(MAX) + \frac{LIR}{2} \times |LOAD(MAX)|$$

Output Capacitor

The key selection parameters for the output capacitor are the actual capacitance value, the equivalent series resistance (ESR), the equivalent series inductance (ESL), and the voltage-rating requirements. These parameters affect the overall stability, output voltage ripple, and transient response. The output ripple has three components: variations in the charge stored in the output capacitor, the voltage drop across the capacitor's ESR, and ESL caused by the current into and out of the capacitor. The maximum output voltage ripple is estimated as follows:

20 _______/NIXI/M

VRIPPLE = VRIPPLE(ESR) + VRIPPLE(C) + VRIPPLE(ESL)
The output voltage ripple as a consequence of the ESR, ESL, and output capacitance is:

$$V_{RIPPLE(ESR)} = I_{P-P} \times ESR$$

$$V_{RIPPLE(ESL)} = \frac{V_{IN}}{L + ESL} \times ESL$$

$$V_{RIPPLE(C)} = \frac{I_{P-P}}{8 \times C_{OUT} \times f_{S}}$$

where Ip-p is the peak-to-peak inductor current:

$$I_{P-P} = \frac{V_{IN} - V_{OUT}}{f_{S} \times L} \times \frac{V_{OUT}}{V_{IN}}$$

These equations are suitable for initial capacitor selection, but final values should be chosen based on a prototype or evaluation circuit. As a general rule, a smaller ripple current results in less output-voltage ripple. Since the inductor ripple current is a factor of the inductor value and input voltage, the output-voltage ripple decreases with larger inductance, and increases with higher input voltages. Ceramic, tantalum, or aluminum polymer electrolytic capacitors are recommended. The aluminum electrolytic capacitor is the least expensive; however, it has higher ESR and ESL. To compensate for this, use a ceramic capacitor in parallel to reduce the switching ripple and noise. For reliable and safe operation, ensure that the capacitor's voltage and ripple-current ratings exceed the calculated values.

The response to a load transient depends on the selected output capacitors. After a load transient, the

output voltage instantly changes by ESR x ΔI_{LOAD} . Before the controller can respond, the output voltage deviates further depending on the inductor and output capacitor values. After a short period of time (see the *Typical Operating Characteristics*), the controller responds by regulating the output voltage back to its nominal state. The controller response time depends on its closed-loop bandwidth. With a higher bandwidth, the response time is faster, thus preventing the output voltage from further deviation from its regulating value.

Setting the Output Voltages and Voltage Positioning

Figure 7 shows the feedback network used on the MAX8664. With this configuration, a portion of the feedback signal is sensed on the switched side of the inductor (LX), and the output voltage droops slightly as the load current is increased due to the DC resistance of the inductor (DCR). This allows the load regulation to be set to match the voltage droop during a load transient (voltage positioning), reducing the peak-to-peak output voltage deviation during a load transient, and reducing the output capacitance requirements.

To set the magnitude of the voltage positioning, select a value for R2 in the $8k\Omega$ to $24k\Omega$ range, then calculate the value of R1 as follows:

$$R1 = R2 \times \left(\frac{I_{OUT(MAX)} \times DCR}{\Delta V_{OUT(MAX)}} - 1\right)$$

where $I_{OUT(MAX)}$ is the maximum output current and $\Delta V_{OUT(MAX)}$ is the maximum allowable droop in the output voltage at full load.




Figure 7. Feedback Network

To set the no-load output voltage (V_{OUT}), calculate the value of R3 as follows:

$$R3 = \left(\frac{V_{FB}}{V_{OUT} - V_{FB}}\right) \left(\frac{R1 \times R2}{R1 + R2}\right)$$

where V_{FB} is the feedback regulation voltage (0.6V when using the internal reference or V_{REFIN2} for external reference). If the desired output voltage is equal to the reference voltage (typical for tracking applications), R3 is not installed.

To achieve the lowest possible load regulation in applications where voltage positioning is not desired, R1 is not installed and R3 is calculated as follows:

$$R3 = \left(\frac{V_{FB}}{V_{OUT} - V_{FB}}\right) \times R2$$

Compensation

To ensure stable operation, connect a compensation capacitor (Cr) across the upper feedback resistor as shown in Figure 7. To find the value of this capacitor, follow the compensation design procedure below.

Choose a closed-loop bandwidth (fc) that is less than 1/3 the switching frequency (fs). Calculate the output double pole (fo) as follows:

$$f_{O} = \frac{1}{2\pi \sqrt{L \times C_{OUT} \times \frac{R_{LOAD} + ESR}{R_{LOAD} + DCR}}}$$

The FB peak-to-peak voltage ripple is:

$$V_{FB_RIPPLE} = \left(\frac{1 + \frac{R2}{R1}}{1 + \frac{R2}{R3} + \frac{R2}{R1}}\right) \times \left(\frac{V_{OUT}}{\left(1 + \frac{DCR}{R_{IOAD}}\right) \times \frac{f_{C}}{f_{O}}}\right)$$

The output ripple voltage due to the ESR of the output capacitor, Cout, is:

$$V_{OUT_RIPPLE} = \frac{\frac{V_{OUT}}{V_{IN}} (V_{IN} - V_{OUT})}{L \times f_{S}} \times \left(ESR + \frac{1}{8 \times C_{O} \times f_{S}}\right)$$

Target the feedback ripple in the 25mV to 60mV range. For high duty-cycle applications (> 70%), a feedback ripple of 25mV is recommended.

Finally, calculate the value of Cr as follows:

$$Cr = \frac{\frac{V_{OUT}}{V_{IN}} (V_{IN} - V_{OUT})}{R1 \times f_S \times I (V_{FB_RIPPLE} - V_{OUT_RIPPLE})I}$$

MOSFET Selection

Each output of the MAX8664 is capable of driving two to four external, logic-level, n-channel MOSFETs as the circuit switch elements. The key selection parameters are:

- On-resistance (RDS(ON))—the lower, the better.
- Maximum Drain-to-Source Voltage (VDSS)—should be at least 20% higher than the input supply rail at the high-side MOSFET's drain.
- Gate charges (Qg, Qgd, Qgs)— the lower, the better.

For a 5V input application, choose MOSFETs with rated $R_{DS(ON)}$ at $V_{GS} \le 4.5V$. With higher input voltages, the internal VL regulator provides 6.5V for gate drive in order to minimize the on-resistance for a wide range of MOSFETs.

For a good compromise between efficiency and cost, choose the high-side MOSFETs that have conduction losses equal to switching losses at nominal input voltage and output current. Low RDS(ON) is preferred for low-side MOSFETs. Make sure that the low-side MOSFET(s) does not spuriously turn on due to dV/dt caused by the high-side MOSFET(s) turning on, as this would result in shoot-through current and degrade the efficiency. MOSFETs with a lower Qgd / Qgs ratio have higher immunity to dV/dt. For high-current applications, it is often preferable to parallel two MOSFETs rather than to use a single large MOSFET.

For proper thermal management, the power dissipation must be calculated at the desired maximum operating junction temperature, maximum output current, and worst-case input voltage. For the-low side MOSFET(s), the worst-case power dissipation occurs at the highest duty cycle (V_{IN(MAX)}). The low-side MOSFET(s) operate as zero voltage switches; therefore, major losses are the channel conduction loss (P_{LSCC}) and the body diode conduction loss (P_{LSCC}):

$$P_{LSCC(MAX)} = \left(1 - \frac{V_{OUT}}{V_{IN(MAX)}}\right) \times I_{LOAD(MAX)}^{2} \times R_{DS(ON)}$$

Use R_{DS(ON)} at T_{J(MAX)}:

 $PLSDC(MAX) = 2 \times ILOAD(MAX) VF \times tDT \times fS$

where V_F is the body diode forward-voltage drop, t_{DT} is the dead time between high-side and low-side switching transitions (25ns typical), and f_S is the switching frequency.

The high-side MOSFET(s) operate as duty-cycle control switches and have the following major losses: the channel conduction loss (PHSCC), the overlapping switching loss (PHSSW), and the drive loss (PHSDR). The maximum power dissipation could occur either at V_{IN(MAX)} or V_{IN(MIN)}:

$$P_{HSCC(MAX)} = \frac{V_{OUT}}{V_{IN(MIN)}} \times I_{LOAD(MAX)}^{2} \times R_{DS(ON)}$$

Use RDS(ON) at TJ(MAX):

$$P_{HSSW(MAX)} = V_{IN(MAX)} \times I_{LOAD(MAX)} \times \frac{Q_{GD}}{I_{GATE}} \times f_{S}$$

where IGATE is the average DH driver output-current capability determined by:

$$I_{GATE} \cong \frac{0.5 \times V_{VL}}{R_{DS(ON)(DR)} + R_{GATE}}$$

where RDS(ON)(DR) is the DH_ driver's on-resistance (see the *Electrical Characteristics*) and RGATE is the internal gate resistance of the MOSFET ($\sim 2\Omega$):

$$P_{HSDR} = Q_G \times V_{GS} \times f_S \times \frac{R_{GATE}}{R_{GATE} + R_{DS(ON)(DR)}}$$

where $V_{GS} \approx V_{VL}$.

The high-side MOSFET(s) do not have body diode conduction loss, unless the converter is sinking current. When sinking current, calculate this loss as $PHSDC(MAX) = ILOAD(MAX) \times VF \times (2 \times tDT + tWD) \times fS$, where two is about 130ns.

Allow an additional 20% for losses due to MOSFET output capacitances and low-side MOSFET body diode reverse-recovery charge dissipated in the high-side MOSFET(s). Refer to the MOSFET data sheet for thermal resistance specifications to calculate the PCB area needed to maintain the desired maximum operating junction temperature with the above calculated power dissipations.

MOSFET Snubber Circuit

Fast switching transitions cause ringing because of resonating circuit parasitic inductance and capacitance at the switching nodes. This high-frequency ringing occurs at LX's rising and falling transitions and can

interfere with circuit performance and generate EMI. To dampen this ringing, a series RC snubber circuit is added across each low-side switch. Below is the procedure for selecting the value of the series RC circuit.

Connect a scope probe to measure V_{LX} to GND and observe the ringing frequency, f_R .

Find the capacitor value (connected from LX_ to GND) that reduces the ringing frequency by half.

The circuit parasitic capacitance (CPAR) at LX_ is then equal to 1/3 the value of the added capacitance above. The circuit parasitic inductance (LPAR) is calculated by:

$$L_{PAR} = \frac{1}{(2\pi f_{R})^{2} \times C_{PAR}}$$

The resistor for critical dampening (RSNUB) is equal to 2π x f_R x L_{PAR}. Adjust the resistor value up or down to tailor the desired damping and the peak-voltage excursion.

The capacitor (C_{SNUB}) should be at least 2 to 4 times the value of the C_{PAR} to be effective. The power loss of the snubber circuit is dissipated in the resistor (P_{RSNUB}) and can be calculated as:

$$P_{RSNUB} = C_{SNUB} \times (V_{IN})^2 \times f_{SW}$$

where V_{IN} is the input voltage and f_{SW} is the switching frequency. Choose an R_{SNUB} power rating that meets the specific application's derating rule for the power dissipation calculated.

Setting the Overcurrent Threshold

Connect a resistor from ILIM_ to the drain of the high-side MOSFET(s) to set the overcurrent protection threshold. ILIM_ sinks $50\mu A$ (typ) through this resistor. When the drain-source voltage exceeds the voltage drop across this resistor during the high-side MOSFET(s) on-time, overcurrent protection is triggered. To set the output current level where overcurrent protection is triggered (I_{LIMIT}), calculate the value of the ILIM_ resistor as follows:

$$R_{ILIM} = \frac{R_{DS(ON)HS} \times I_{LIMIT}}{50\mu A}$$

where $R_{DS(ON)HS}$ is the maximum on-resistance of the high-side MOSFET(s) at +25°C. At higher temperatures, the ILIM current increases to compensate for the temperature coefficient of the high-side MOSFET(s).

Input Capacitor

The input filter capacitors reduce peak currents drawn from the power source and reduce noise and voltage ripple on the input caused by the circuit's switching. The input capacitors must meet the ripple current requirement (I_{RMS}) imposed by the switching currents. The ripple current requirement can be estimated by the following equation:

$$I_{RMS} = \frac{1}{V_{IN}} \sqrt{\left(I_{OUT1}\right)^2 \times V_{OUT1} \times \left(V_{IN} - V_{OUT1}\right) + \left(I_{OUT2}\right)^2 \times V_{OUT2} \times \left(V_{IN} - V_{OUT2}\right)}$$

Choose a capacitor that exhibits less than 10°C temperature rise at the maximum operating RMS current for optimum long-term reliability.

Applications Information

PCB Layout Guidelines

Careful PCB layout is an important factor in achieving low switching losses and clean, stable operation. The switching power stage requires particular attention. Follow these guidelines for good PCB layout:

- 1) A multilayer PCB is recommended.
- 2) Place IC decoupling capacitors as close as possible to the IC pins. Keep separate power ground and signal ground planes. Place the low-side MOSFETs near the PGND pin. Arrange the high-side MOSFETs and low-side MOSFETs in such a

way that the high-side MOSFET's drain is close and near the low-side MOSFET's source. This allows the input ceramic decoupling capacitor to be placed directly across and as close as possible to the high-MOSFET's drain and the low-side MOSFET's source. This helps contain the high switching current within this small loop.

- 3) Pour an analog ground plane in the second layer underneath the IC to minimize noise coupling.
- 4) Connect input, output, and VL capacitors to the power ground plane; connect all other capacitors to the signal ground plane.
- 5) Place the MOSFETs as close as possible to the IC to minimize trace inductance of the gate drive loop. If parallel MOSFETs are used, keep the trace lengths to both gates equal and short.
- 6) Connect the drain leads of the power MOSFET to a large copper area to help cool the device. Refer to the power MOSFET data sheet for recommended copper area.
- 7) Place the feedback network components as close as possible to the IC pins.
- 8) The current-limit setting RC should be Kelvin connected to the high-side MOSFETs' drain.

Refer to the MAX8664 evaluation kit for an example lavout.

Pin Configuration TOP VIEW DH1 1 20 ILIM1 19 FB1 LX1 2 BST1 3 18 PWRGD MIXIM MAX8664 17 V_{CC} DL1 4 VL 5 16 GND PGND 6 15 IN DL2 7 14 OSC/EN12 BST2 8 13 REFIN2 12 FB2 LX2 9 11 ILIM2 DH2 10

QSOP

__Chip Information

PROCESS: BICMOS