### MAX9107/MAX9108/MAX9109

# 25ns, Dual/Quad/Single, Low-Power, **TTL Comparators**

# **General Description**

The MAX9107/MAX9108/MAX9109 dual/guad/single. high-speed, low-power voltage comparators are designed for use in systems powered from a single +5V supply. Their 25ns propagation delay (with 10mV input overdrive) is achieved with a power consumption of only 1.75mW per comparator. The wide input common-mode range extends from 200mV below ground to within 1.5V of the positive supply rail.

The MAX9107/MAX9108/MAX9109 outputs are TTLcompatible, requiring no external pullup circuitry. These easy-to-use comparators incorporate internal hysteresis to ensure clean output switching even when the devices are driven by a slow-moving input signal.

The MAX9107/MAX9108/MAX9109 are higher-speed, lower-power, lower-cost upgrades to industry-standard comparators MAX907/MAX908/MAX909. The MAX9109 features an output latch but does not have complementary outputs.

The dual MAX9107 is available in both 8-pin SO and SOT23 packages. The quad MAX9108 is available 14-pin TSSOP and SO packages while the single MAX9109 is available in an ultra-small 6-pin SC70 package, a space-saving 6-pin SOT23 package and an 8-pin SO package.

# **Applications**

- A/D Converters
- Line Receivers
- Battery Powered Systems Threshold Detectors/ Discriminators
  - Sampling Circuits
  - **Zero-Crossing Detectors**

### **Features**


- 25ns Propagation Delay
- 350µA (1.75mW) Supply Current Per Comparator
- Single 4.5V to 5.5V Supply Operation
- Wide Input Range Includes Ground
- Low 500µV Offset Voltage
- Internal Hysteresis Provides Clean Switching (2mV)
- **TTL-Compatible Outputs**
- Internal Latch (MAX9109 only)
- Space-Saving Packages:
  - 6-Pin SC70 (MAX9109)
  - 8-Pin SOT23 (MAX9107)
  - 14-Pin TSSOP (MAX9108)

# **Ordering Information**

PART	PIN- PACKAGE	TOP MARK	PKG CODE
MAX9107EKA+T	8 SOT23-8	AAIB	K8-5
MAX9107ESA+	8 SO	_	S8-2
MAX9108EUD+	14 TSSOP	_	U14-1
MAX9108ESD+	14 SO	_	S14-1
MAX9109EXT+T	6 SC70-6	AAU	X6S-1
MAX9109EUT+T	6 SOT23-6	AARU	U6-1
MAX9109ESA+	8 SO	_	S8-2

Note: All devices are specified over the -40°C to +85°C operating temperature range.

# **Pin Configurations**





# MAX9107/MAX9108/MAX9109

# 25ns, Dual/Quad/Single, Low-Power, TTL Comparators

# **Absolute Maximum Ratings**

Power-Supply Ranges	61/
	6V
Differential Input Voltage	0.3V to $(V_{CC} + 0.3V)$
Common-Mode Input Voltage	to GND0.3V to $(V_{CC} + 0.3V)$
Latch-Enable Input Voltage	
(MAX9109 only)	0.3V to (V <sub>CC</sub> + 0.3V)
Current into Input Pins	±20mA
Output Short-Circuit Duration to	V <sub>CC</sub> or GND10s
Continuous Power Dissipation (1	A = +70°C)
6-Pin SC70 (derate 3.1mW/°C	above +70°C)245mW
6-Pin SOT23 (derate 8.7mW/°	C above +70°C) 696mW

8-Pin SOT23 (derate 9.1mW/°C above +70°C)	727mW
8-Pin SO (derate 5.9mW/°C above +70°C)	470mW
14-Pin TSSOP (derate 9.1mW/°C above +70°C)	727mW
14-Pin SO (derate 8.33mW/°C above +70°C)	666mW
Operating Temperature Range40°C	to +85°C
Storage Temperature Range65°C	to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Electrical Characteristics**

 $(V_{CC} = +5V, V_{CM} = 0, V_{LE} = 0 \text{ (MAX9109 only)}, T_{A} = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_{A} = +25^{\circ}\text{C.}) \text{ (Note 1)}$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Operating Voltage Range	V <sub>CC</sub>	Guaranteed by PSRR		4.5		5.5	V
Input Offset Voltage		(Note 2)	T <sub>A</sub> = +25°C		0.5	1.6	mV
	Vos		$T_A = T_{MIN}$ to $T_{MAX}$			4.0	
Input Hysteresis	V <sub>HYST</sub>	(Note 3)			2		mV
Input Bias Current	I <sub>B</sub>				125	350	nA
Input Offset Current	I <sub>OS</sub>				25	80	nA
Input Voltage Range	V <sub>CMR</sub>	(Note 4)		-0.2		V <sub>CC</sub> - 1.5	V
Common-Mode Rejection Ratio	CMRR	V <sub>CC</sub> = 5.5V (Note 5)			50	1000	μV/V
Power-Supply Rejection Ratio	PSRR	4.5V ≤ V <sub>CC</sub> ≤ 5.5V			50	1000	μV/V
Output High Voltage	V <sub>OH</sub>	I <sub>SOURCE</sub> = 100μA		3.0	3.5		V
Output Low Voltage		I <sub>SINK</sub> = 3.2mA			0.35	0.6	V
Output Low Voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 8mA			0.4		V
Supply Current Per Comparator	Icc	V <sub>CC</sub> = +5.5		0.35	0.7	mA	
Output Rise Time	t <sub>r</sub>	V <sub>OUT</sub> = 0.4		12		ns	
Output Fall Time	t <sub>f</sub>	V <sub>OUT</sub> = 2.4		6		ns	

# **Electrical Characteristics (continued)**


 $(V_{CC} = +5V, V_{CM} = 0, V_{LE} = 0 \text{ (MAX9109 only)}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.) \text{ (Note 1)}$ 

PARAMETER	SYMBOL	CONDITIONS		TYP	MAX	UNITS
Propagation Delay	t <sub>PD+</sub> , t <sub>PD-</sub>	V <sub>IN</sub> = 100mV, V <sub>OD</sub> = 10mV	25		ns	
Differential Propagation Delay	Δt <sub>PD</sub>	V <sub>IN</sub> = 100mV, V <sub>OD</sub> = 10mV (Note 6)	1		ns	
Propagation Delay Skew	t <sub>PD</sub> skew	V <sub>IN</sub> = 100mV, V <sub>OD</sub> = 10mV (Note 7)	5		ns	
Latch Input Voltage High	V <sub>IH</sub>	(Note 8)	2.0		V	
Latch Input Voltage Low	V <sub>IL</sub>	(Note 8)			0.8	V
Latch Input Current	I <sub>IH</sub> , I <sub>IL</sub>	(Note 8)		0.4	1	μA
Latch Setup Time	t <sub>s</sub>	(Note 8)	2		ns	
Latch Hold Time	t <sub>h</sub>	(Note 8)	2		ns	

- Note 1: Devices are 100% production tested at T<sub>A</sub> = +25°C. All temperature limits are guaranteed by design.
- Note 2: Input Offset Voltage is defined as the center of the input-referred hysteresis zone. Specified for V<sub>CM</sub> = 0. See Figure 1.
- Note 3: Trip Point is defined as the input voltage required to make the comparator output change state. The difference between upper (V<sub>TRIP+</sub>) and lower (V<sub>TRIP-</sub>) trip points is equal to the width of the input-referred hysteresis zone (V<sub>HYST</sub>). Specified for an input common-mode voltage (V<sub>CM</sub>) of 0. See Figure 1.
- Note 4: Inferred from the CMRR test. Note that a correct logic result is obtained at the output, provided that at least one input is within the V<sub>CMR</sub> limits. Note also that either or both inputs can be driven to the upper or lower absolute maximum limit without damage to the part.
- Note 5: Tested over the full-input voltage range (V<sub>CMR</sub>).
- **Note 6:** Differential Propagation Delay is specified as the difference between any two channels in the MAX9107/MAX9108 (both outputs making either a low-to-high or a high-to-low transition).
- Note 7: Propagation Delay Skew is specified as the difference between any single channel?s output low-to-high transition (tpD+) and high-to-low transition (tpD-).
- Note 8: Latch specifications apply to MAX9109 only. See Figure 2.

# **Typical Operating Characteristics**


( $V_{CC}$  = 5V,  $V_{CM}$  = 0,  $C_L$  = 15pF,  $T_A$  = +25°C, unless otherwise noted.)





# **Typical Operating Characteristics (continued)**


( $V_{CC}$  = 5V,  $V_{CM}$  = 0,  $C_L$  = 15pF,  $T_A$  = +25°C, unless otherwise noted.)


# PROPAGATION DELAY (tpD+) INPUT 50mV/div OVERDRIVE 10mV OUTPUT 1V/div 10ns/div











### **Pin Description**

	PIN				
MAX9107	MAX9108	MAX	9109	NAME	FUNCTION
WAX91U7	WAX9106	SC70/SOT23	so	]	
1	1	_	_	OUTA	Channel A Output
2	2	_	_	INA-	Channel A Inverting Input
3	3	_	_	INA+	Channel A Noninverting Input
7	7	_	_	OUTB	Channel B Output
6	6	_	_	INB-	Channel B Inverting Input
5	5	_	_	INB+	Channel B Noninverting Input
_	8	_	_	OUTC	Channel C Output
_	9	_	_	INC-	Channel C Inverting Input
_	10	_	_	INC+	Channel C Noninverting Input
_	14	_	_	OUTD	Channel D Output
_	13	_	_	IND-	Channel D Inverting Input
_	12	_	_	IND+	Channel D Noninverting Input
_	_	1	7	OUT	Output
_	_	3	2	IN+	Noninverting Input
_	_	4	3	IN-	Inverting Input
8	4	6	1	V <sub>CC</sub>	Positive Supply
4	11	2	6	GND	Ground
_	_	5	5	LE	Latch Enable. The latch is transparent when LE is low.
_	_	_	4, 8	N.C.	No Connection. Not internally connected.

# **Detailed Description**

### **Timing**

Noise or undesired parasitic AC feedback cause most high-speed comparators to oscillate in the linear region (i.e., when the voltage on one input is at or near the voltage on the other input). The MAX9107/MAX9108/MAX9109 eliminate this problem by incorporating an internal hysteresis of 2mV. When the two comparator input voltages are equal, hysteresis effectively causes one comparator input voltage to move quickly past the other, thus taking the input out of the region where oscillation occurs. Standard comparators require that hysteresis be added through the use of external resistors. The MAX9107/MAX9108/MAX9109's fixed internal hysteresis eliminates these resistors. To increase hysteresis and noise margin even more, add positive feedback

with two resistors as a voltage divider from the output to the noninverting input.

Adding hysteresis to a comparator creates two trip points: one for the input voltage rising and one for the input voltage falling (Figure 1). The difference between these two input-referred trip points is the hysteresis. The average of the trip points is the offset voltage.

Figure 1 illustrates the case where IN- is fixed and IN+ is varied. If the inputs were reversed, the figure would look the same, except the output would be inverted.

The MAX9109 includes an internal latch, allowing the result of a comparison to be stored. If LE is low, the latch is transparent (i.e., the comparator operates as though the latch is not present). The state of the comparator output is latched when LE is high (Figure 2).




Figure 1. Input and Output Waveforms, Noninverting Input Varied

# **Applications Information**

### **Circuit Layout**

Because of the MAX9107/MAX9108/MAX9109's high gain bandwidth, special precautions must be taken to realize the full high-speed capability. A printed circuit board with a good, low-inductance ground plane is mandatory. Place the decoupling capacitor (a 0.1µF ceramic capacitor is a good choice) as close to V<sub>CC</sub> as possible. Pay close attention to the decoupling capacitor's bandwidth, keeping leads short. Short lead lengths on the inputs and outputs are also essential to avoid unwanted parasitic feedback around the comparators. Solder the device directly to the printed circuit board instead of using a socket.

### **Overdriving the Inputs**

The inputs to the MAX9107/MAX9108/MAX9109 may be driven beyond the voltage limits given in the Absolute Maximum Ratings, as long as the current flowing into the device is limited to 25mA. However, if the inputs are overdriven, the output may be inverted. The addition of an external diode prevents this inversion by limiting the input voltage to 200mV to 300mV below ground (see Figure 3).

#### **Battery-Operated Infrared Data Link**

In Figure 4, the circuit allows reception of infrared data. The MAX4400 converts the photodiode current to a voltage, and the MAX9109 determines whether the amplifier output is high enough to be called a "1." The current consumption of this circuit is minimal: the MAX4400 and MAX9109 require typically 410µA and 350µA, respectively.




Figure 2. MAX9109 Timing Diagram




Figure 3. Schottky Clamp for Input Driven Below Ground




Figure 4. Battery-Operated Infrared Data Link Consumes Only 760µA

# MAX9107/MAX9108/MAX9109

# 25ns, Dual/Quad/Single, Low-Power, TTL Comparators

# **Chip Information**

MAX9107 TRANSISTOR COUNT: 262 MAX9108 TRANSISTOR COUNT: 536 MAX9109 TRANSISTOR COUNT: 140

PROCESS: Bipolar

# **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="https://www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
8 SOT23	K8-5	21-0041	90-0176
3 SC70	S8-2	21-0041	90-0096
8 SO	U14-1	21-0066	90-0113
14 SO	S14-1	21-0041	90-0112
6 SC70	X6SN-1	21-0077	90-0189
6 SOT23	U6-1	21-0058	90-0175