

### **General Description**

The MAX9129 is a guad bus low-voltage differential signaling (BLVDS) driver with flow-through pinout. This device is designed to drive a heavily loaded multipoint bus with controlled transition times (1ns 0% to 100% minimum) for reduced reflections. The MAX9129 accepts four LVTTL/LVCMOS input levels and translates them to output levels of 250mV to 450mV (standard LVDS levels) into a  $27\Omega$  load at speeds up to 200Mbps (100MHz).

The power-on reset ensures that all four outputs are disabled and high impedance during power up and power down. The outputs can be set to high impedance by two enable inputs, EN and EN, thus dropping the device to a low-power state of 11mW. The enables are common to all four drivers. The flow-through pinout simplifies PC board layout and reduces crosstalk by keeping the LVTTL/LVCMOS inputs and BLVDS outputs separated.

The MAX9129 operates from a single +3.3V supply and is specified for operation from -40°C to +85°C. It is available in 16-pin QFN and TSSOP packages. Refer to the MAX9121 data sheet for a quad LVDS line receiver with flow-through pinout.

### **Applications**

Cell Phone Base Stations

Add/Drop Muxes

Digital Cross-Connects

**DSLAMs** 

Network Switches/Routers

Backplane Interconnect

**Clock Distribution** 

#### **Features**


- ♦ Drive LVDS Levels into a 27Ω Load
- ♦ 1ns (0% to 100%) Minimum Transition Time **Reduces Reflections**
- ♦ Guaranteed 200Mbps (100MHz) Data Rate
- ♦ Enable Pins for High-Impedance Output
- ♦ High-Impedance Outputs when Powered Off
- ♦ Glitch-Free Power-Up and Power-Down
- ♦ Hot Swappable
- **♦** Flow-Through Pinout
- ♦ Available in Tiny QFN Package (50% Smaller than TSSOP)
- ♦ Single +3.3V Supply

### **Ordering Information**

PART	TEMP. RANGE	PIN-PACKAGE
MAX9129EGE	-40°C to +85°C	16 QFN
MAX9129EUE	-40°C to +85°C	16 TSSOP

Functional Diagram appears at end of data sheet. Pin Configurations appear at end of data sheet.

### **Typical Applications Circuit**



MIXIM

Maxim Integrated Products 1

#### **ABSOLUTE MAXIMUM RATINGS**

V <sub>CC</sub> to GND	0.3V to +4.0V
IN_, EN, EN to GND	0.3V to (V <sub>CC</sub> + 0.3V)
OUT_+, OUT to GND	0.3V to +4.0V
Short-Circuit Duration (OUT_+, OUT)	Continuous
Continuous Power Dissipation (T <sub>A</sub> = +70°	
16-Pin QFN (derate 18.5mW/°C above	
16-Pin TSSOP (derate 9.4mW/°C above	e +70°C)755mW

Storage Temperature Range	65°C to +150°C
Maximum Junction Temperature	+150°C
Operating Temperature Range	40°C to +85°C
ESD Protection	
Human Body Model, OUT_+, OUT	±8kV
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.0V \text{ to } +3.6V, R_L = 27\Omega \pm 1\%, EN = \text{high, } \overline{EN} = \text{low, } T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{CC} = +3.3V, T_A = +25^{\circ}\text{C.}) \text{ (Notes 1, 2)}$ 

PARAMETER	SYMBOL	SYMBOL CONDITIONS		TYP	MAX	UNITS
BLVDS OUTPUTS (OUT_+, OUT_	)					
Differential Output Voltage	V <sub>OD</sub>	Figure 1	250	371	450	mV
Change in Magnitude of V <sub>OD</sub> Between Complementary Output States	ΔV <sub>OD</sub>	Figure 1		1	25	mV
Offset Voltage	Vos	Figure 1	1.125	1.29	1.375	V
Change in Magnitude of V <sub>OS</sub> Between Complementary Output States	ΔV <sub>OS</sub>	Figure 1			25	mV
Output High Voltage	VoH			1.465	1.6	V
Output Low Voltage	VoL		0.90	1.085		V
Differential Output Short-Circuit Current	I <sub>OSD</sub>	V <sub>OD</sub> = 0	= 0		20	mA
Output Short-Circuit Current	los	OUT_+ = 0 at IN_ = V <sub>CC</sub> or OUT = 0 at IN_ = 0	_ **		-20	mA
Output High-Impedance Current	loz	Disabled, OUT_+ = 0 or V <sub>CC</sub> , OUT = 0 or V <sub>CC</sub>		1	μΑ	
Power-Off Output Current	loff	V <sub>CC</sub> = 0 or open, EN = <del>EN</del> = IN_ = 0, OUT_+ = 0 or 3.6V, OUT = 0 or 3.6V	-1		1	μΑ
Output Capacitance	Cout	Capacitance from OUT_+ or OUT to GND 4.3			pF	
INPUTS (IN_, EN, EN)	1				<u>'</u>	
High-Level Input Voltage	VIH		2.0		Vcc	V
Low-Level Input Voltage	VIL		GND		0.8	V
Input Current	I <sub>IN</sub>	$IN_{-}$ , $EN$ , $\overline{EN} = 0$ or $V_{CC}$	-15		15	μΑ
SUPPLY CURRENT						
Supply Current	Icc	$R_L = 27\Omega$ , $IN_{-} = V_{CC}$ or 0 for all channels		58	70	mA
Disabled Supply Current	Iccz	Disabled 3.2		3.2	5	mΑ

#### **AC ELECTRICAL CHARACTERISTICS**


 $(V_{CC} = +3.0V \text{ to } +3.6V, R_L = 27\Omega \pm 1\%, C_L = 15pF, EN = high, \overline{EN} = low, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, unless otherwise noted. Typical values are at <math>V_{CC} = +3.3V, T_A = +25^{\circ}C.$  (Notes 3, 4, 5)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Differential Propagation Delay High to Low	tPHLD	Figures 2 and 3		1.0	1.98	3.0	ns
Differential Propagation Delay Low to High	tPLHD	Figures 2 and 3		1.0	1.92	3.0	ns
Differential Pulse Skew (Note 6)	tskD1	Figures 2 and 3				300	ps
Differential Channel-to-Channel Skew (Note 7)	tSKD2	Figures 2 and 3				450	ps
Differential Part-to-Part Skew (Note 8)	tskD3	Figures 2 and 3				1.2	ns
Differential Part-to-Part Skew (Note 9)	tskD4	Figures 2 and 3				2.0	ns
Rise Time	+	Figures 2 and 2	MAX9129EGE	0.60	1.19	1.55	20
Nise Time	tTLH	Figures 2 and 3	MAX9129EUE	0.60	1.09	1.40	ns
Fall Time	tTHL	Figures 2 and 3	MAX9129EGE	0.60	1.12	1.55	- ns
raii Time			MAX9129EUE	0.60	1.02	1.40	
Disable Time High to Z	tpHZ	Figures 4 and 5				8	ns
Disable Time Low to Z	tpLZ	Figures 4 and 5				8	ns
Enable Time Z to High	tpzh	Figures 4 and 5				10	ns
Enable Time Z to Low	tpzL	Figures 4 and 5				10	ns
Maximum Operating Frequency (Note 10)	f <sub>MAX</sub>	Figure 2		100			MHz

- Note 1: Maximum and minimum limits over temperature are guaranteed by design and characterization. Devices are 100% tested at T<sub>A</sub> = +25°C.
- Note 2: Current into the device is defined as positive, and current out of the device is defined as negative. All voltages are referenced to ground except  $V_{OD}$  and  $\Delta V_{OD}$ .
- **Note 3:** AC parameters are guaranteed by design and characterization.
- Note 4: C<sub>L</sub> includes probe and jig capacitance.
- **Note 5:** Signal generator conditions:  $V_{OL} = 0$ ,  $V_{OH} = V_{CC}$ , f = 100MHz, 50% duty cycle,  $R_O = 50\Omega$ ,  $t_R = t_F = 1$ ns (10% to 90%).
- Note 6: t<sub>SKD1</sub> is the magnitude difference of differential propagation delays. t<sub>SKD1</sub> = | t<sub>PHLD</sub> t<sub>PLHD</sub>|.
- Note 7: t<sub>SKD2</sub> is the magnitude difference of t<sub>PHLD</sub> or t<sub>PLHD</sub> of one channel to the t<sub>PHLD</sub> or t<sub>PLHD</sub> of another channel on the same device.
- Note 8: t<sub>SKD3</sub> is the magnitude difference of any differential propagation delays between devices at the same V<sub>CC</sub> and within 5°C of each other.
- Note 9: t<sub>SKD4</sub> is the magnitude difference of any differential propagation delays between devices operating over the rated supply and temperature ranges.
- **Note 10:** Signal generator conditions:  $V_{OL} = 0$ ,  $V_{OH} = V_{CC}$ , f = 100MHz, 50% duty cycle,  $R_O = 50\Omega$ ,  $t_R = t_F = 1$ ns (10% to 90%). MAX9129 output criteria: duty cycle = 45% to 55%,  $V_{OD} \ge 250$ mV, all channels switching.


### **Typical Operating Characteristics**

(MAX9129EUE (TSSOP package),  $V_{CC}$  = +3.3V,  $R_L$  = 27 $\Omega$ ,  $C_L$  = 15pF,  $T_A$  = +25°C, unless otherwise noted.) (Note 5)



## **Typical Operating Characteristics (continued)**

(MAX9129EUE (TSSOP package),  $V_{CC} = +3.3V$ ,  $R_L = 27\Omega$ ,  $C_L = 15pF$ ,  $T_A = +25^{\circ}C$ , unless otherwise noted.) (Note 5)



### **Pin Description**

PIN		NAME	FUNCTION
QFN	TSSOP	INAIVIE	FUNCTION
15	1	EN	LVTTL/LVCMOS Enable Input. The driver is disabled when EN is low. EN is internally pulled down. When EN = high and $\overline{\text{EN}}$ = low or open, the outputs are active. For other combinations of EN and $\overline{\text{EN}}$ , the outputs are disabled and are high impedance.
1, 4, 5, 16	2, 3, 6, 7	IN_	LVTTL/LVCMOS Driver Inputs
2	4	V <sub>C</sub> C	Power-Supply Input. Bypass V <sub>CC</sub> to GND with 0.1µF and 0.001µF ceramic capacitors.
3	5	GND	Ground
6	8	ĒN	LVTTL/LVCMOS Enable Input. The driver is disabled when $\overline{\text{EN}}$ is high. $\overline{\text{EN}}$ is internally pulled down.
7, 10, 11, 14	9, 12, 13, 16	OUT	Inverting BLVDS Driver Outputs
8, 9, 12, 13	10, 11, 14, 15	OUT_+	Noninverting BLVDS Driver Outputs




Figure 1. Driver VoD and Vos Test Circuit




Figure 2. Driver Propagation Delay and Transition Time Test Circuit




Figure 3. Driver Propagation Delay and Transition Time Waveforms




Figure 4. Driver High-Impedance Delay Test Circuit

#### **Table 1. Input/Output Function Table**

ENAB	LES	INPUTS	OUTPUTS			
EN	ĒN	IN_	OUT_+	OUT		
Н	L or open	L	L	Н		
		Н	Н	L		
All other com EN an		Х	Z	Z		




Figure 5. Driver High-Impedance Delay Waveform

#### **Detailed Description**

The MAX9129 is a 200Mbps quad differential BLVDS driver designed for multipoint, heavily loaded backplane applications. This device accepts LVTTL/LVCMOS input levels and translates them to output levels of 250mV to 450mV into a 27 $\Omega$  load. The flow-through pinout simplifies board layout and reduces the potential for crosstalk between single-ended inputs and differential outputs. Transition times are designed to reduce reflections, yet enable high data rates. The MAX9129 can be used in conjunction with standard quad LVDS receivers, such

as the MAX9121, to implement full-duplex multipoint buses more efficiently than with transceivers.

#### **Effect of Capacitive Loading**

The characteristic impedance of a differential PC board trace is uniformly reduced when equal capacitive loads are attached at equal intervals (provided the transition time of the signal being driven on the trace is longer than the delay between loads). This kind of loading is typical of multipoint buses where cards are attached at 1 in or 0.8 in intervals along the length of a backplane.

The reduction in characteristic impedance is approximated by the following formula:

ZDIFF-loaded = ZDIFF-unloaded  $\times$  SQRT [C<sub>0</sub> / (C<sub>0</sub> + N  $\times$  C<sub>L</sub> / L)]

where:

ZDIFF-unloaded = unloaded differential characteristic impedance

 $C_0$  = unloaded trace capacitance (pF/unit length)

 $C_L$  = value of each capacitive load (pF)

N = number of capacitive loads

L = trace length

For example, if  $C_0$  = 2.5pF/in,  $C_L$  = 10pF, N = 18, L = 18in, and  $Z_{DIFF-unloaded}$  = 120 $\Omega$ , the loaded differential impedance is:

ZDIFF-loaded =  $120\Omega \times SQRT$  [2.5pF / (2.5pF +  $18 \times 10$ pF/18in)]

 $Z_{DIFF-loaded} = 54\Omega$ 

In this example, capacitive loading reduces the characteristic impedance from  $120\Omega$  to  $54\Omega.$  The load seen by a driver located on a card in the middle of the bus is  $27\Omega$  because the driver sees two  $54\Omega$  loads in parallel. A typical LVDS driver (rated for a  $100\Omega$  load) would not develop a large enough differential signal to be reliably detected by an LVDS receiver. Maxim's BLVDS driver is designed and specified to drive a  $27\Omega$  load to differential voltage levels of 250mV to 450mV (which are standard LVDS driver levels). A standard LVDS receiver is able to detect this level of differential signal.

Short extensions off the bus, called stubs, contribute to capacitive loading. Keep stubs less than 1in for a good balance between ease of component placement and good signal integrity.

The MAX9129 is a current source driver and drives larger differential signal levels into loads higher than  $27\Omega$  and smaller levels into loads less than  $27\Omega$  (see typical operating curves). To keep loading from reducing bus impedance below the rated  $27\Omega$  load, PC board traces can be designed for higher unloaded characteristic impedance.

#### **Effect of Transition Time**

For transition times (measured from 0% to 100%) shorter than the delay between capacitive loads, the loads are seen as low-impedance discontinuities from which the driven signal is reflected. Reflections add and subtract from the signal being driven and cause decreased noise margin and iitter. The MAX9129 is designed for a

minimum transition time of 1ns (rated 0.6ns from 20% to 80%, or about 1ns 0% to 100%) to reduce reflections while being fast enough for high-speed backplane data transmission.

#### **Power-On Reset**

The power-on reset voltage of the MAX9129 is typically 2.25V. When the supply falls below this voltage, the device is disabled and the outputs are in high impedance.

### **Applications Information**

#### **Power-Supply Bypassing**

Bypass VCC with high-frequency, surface-mount ceramic  $0.1\mu F$  and  $0.001\mu F$  capacitors in parallel as close to the device as possible, with the smaller valued capacitor closest to VCC.

#### **Termination**

In the example above, the loaded differential impedance of the bus is reduced to  $54\Omega.$  Since it can be driven from any card position, the bus must be terminated at each end. A parallel termination of  $54\Omega$  at each end of the bus placed across the traces that make up the differential pair provides a proper termination. The total load seen by the driver is  $27\Omega.$ 

The MAX9129 drives higher differential signal levels into lighter loads. A multidrop bus with the driver at one end and receivers connected at regular intervals along the bus has a lowered impedance due to capacitive loading. Assuming the same impedance calculated in the multidrop example above (54 $\Omega$ ), the multidrop bus can be terminated with a single, parallel-connected 54 $\Omega$  resistor at the far end from the driver. Only a single resistor is required because the driver sees one 54 $\Omega$  differential trace. The signal swing is larger with a 54 $\Omega$  load.

In general, parallel terminate each end of the bus with a resistor matching the differential impedance of the bus (taking into account any reduced impedance due to loading).

#### **Board Layout**

A four-layer PC board that provides separate power, ground, input, and output signals is recommended. Keep the LVTTL/LVCMOS and BLVDS signals separated to prevent coupling as shown in the suggested layout for the QFN package (not drawn to scale) (Figure 6).





Figure 6. Suggested Layout for QFN Package

**Chip Information** 


TRANSISTOR COUNT: 948

PROCESS: CMOS


### **Pin Configurations**



### Functional Diagram



### Package Information



### Package Information (continued)

